![Sample our Computer Science journals, sign in here to start your access, latest two full volumes FREE to you for 14 days]({"type":"image" , "src" : "/sda/5928/TOC-Subject-Sample-2021-Computer-Science.jpg"})
Abstract
In this paper the Instruction Systolic Array (ISA) is implemented using a soft systolic simulation system and a comparison given for the programming and simulation of a parallel merging program with the Processor Array (PA) and Instruction Broadcast Array (IBA). Finally the relationships between the ISA, IBA and PA VLSI computing structures are given.