Abstract
Fast and efficient implementation of a residue number to integer converters will be required to design fast residue number systems. This paper addresses the question of hardware implementation and presents several distinctly different supporting archi- tectures. Both designs are analyzed and compared in terms of their speed-complexity tradeoffs.