14
Views
4
CrossRef citations to date
0
Altmetric
Original Articles

A ternary flip-flop circuit

Pages 41-47 | Received 12 Nov 1973, Published online: 23 Feb 2007
 

Abstract

The paper describes a Ternary flip-flop. The output is obtained in the form of three: levels of voltage corresponding to logic status 2, 1, 0, when triggered by 1 kHZ pulses.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.