Abstract
This paper describes a BCD decoder for binary counters in which the conventional diode decoding matrix is simplified by the combination of base and emitter switching of the output transistors. The resulting matrix contains only nine diodes. This arrangement is considered more economical in the use of components and space. A memory circuit incorporating bistables and gate is also described.