Abstract
A ternary logic operand implementation scheme in 3-μ CMOS technology is presented. Both unary and multiple input operands are designed by cascading threshold detectors with pass-transistors. The circuits have negligible dc dissipation and occupy a small chip area. This scheme is extendable as given any ternary logic operand, its circuit can be obtained.
Indexing terms: