Abstract
This paper addresses both the detection and elimination of transients (hazards) occurring in different configurations of CMOS circuits. It gives the necessary and sufficient conditions for the presence of hazards. Different methods of eliminating hazards in these networks are presented. In addition, new design techniques for the hazard free design of optimal CVSL circuits are also given. The results are verified using SPICE simulation.
Indexing terms: