97
Views
0
CrossRef citations to date
0
Altmetric
Articles

A 29-dBm OIP3 Dual-Stage Power Amplifier with Analog Pre-Distorter in 0.18 µm CMOS for IoT Transceiver

, , &
 

Abstract

A low power consumption linear power amplifier (PA) for Internet of Things (IoT) application is presented. An analog pre-distorter (APD) is integrated to the PA, which consists of an active inductor, driver amplifier, and an RC phase linearizer. When measured with continuous wave signal, the PA produces more than 12 dB power gain from 2.4 to 2.5 GHz. At the centre frequency of 2.45 GHz, the PA’s gain is 12.5 dB with peak power added efficiency (PAE) of 25.6% and maximum output power of 13.7 dBm. The OIP3 achieved is 29.2 dBm with supply voltage headroom of 1.8 V. The proposed APD befit to be a solution to reduce the trade-off between maximum linear output power and PAE.

Additional information

Funding

This work was supported by CREST: [Grant Number 304/PELECT/6050378/C121]; Universiti Sains Malaysia: [Grant Number 1001/PCEDEC/8014079,304/PCEDEC/6315056].

Notes on contributors

Selvakumar Mariappan

Selvakumar Mariappan is currently pursuing the PhD degree in microelectronics in Universiti Sains Malaysia, Pulau Pinang, and also a postgraduate intern in Silterra (M) Sdn Bhd. His current research interests include CMOS RF power amplifier design. Email: [email protected]

Jagadheswaran Rajendran

Jagadheswaran Rajendran is currently serving as a senior lecturer at Collaborative Microelectronic Design Excellence Centre (CEDEC) and School of Electrical and Electronic Engineering, Universiti Sains Malaysia, working on CMOS analog IC Design, CMOS radio frequency (RF) IC design and monolithic microwave integrated circuit (MMIC) design. He received his BEng (Hons) from Universiti Sains Malaysia, MEng (Telecommunications) in Malaysia Multimedia University and PhD in the field of RFIC design from University of Malaya. He was with Laird Technologies as an antenna designer followed by serving Motorola Technology from 2005 to 2007 as R&D engineer, working on mobile phone receiver system. In 2008, Dr Jagadheswaran joined Broadcomm as MMIC designer, working mainly on GaAs based power amplifier, LNA and gain blocks, where he was elevated to the rank of principal engineer later. In 2015, he joined Silterra Malaysia, working on CMOS RFIC design and device modelling. Till date, he has published more than 30 research papers, mainly journals and holds one US patent. Dr Jagadheswaran was the recipient of the IEEE Circuit and System Outstanding Doctoral Dissertation Award in 2015. He served as the Chairman of IEEE ED/MTT/SSC Penang Chapter in 2011 and 2018. He is also a senior member of IEEE. Corresponding author. Email: [email protected]

Norlaili Mohd Noh

Norlaili Mohd Noh graduated with BEng electrical engineering (Honours) from Universiti Teknologi Malaysia, and both MSc in electrical and electronic engineering and PhD in integrated circuit design from Universiti Sains Malaysia. She is currently an associate professor with the School of Electrical and Electronic Engineering, Universiti Sains Malaysia. Her specialization is in analog RFIC design. She is also a professional engineer registered with the Board of Engineers Malaysia and a chartered engineer registered with UK Engineering Council. Email: [email protected]

Harikrishnan Ramiah

Harikrishnan Ramiah is currently an associate professor at Department of Electrical Engineering, University of Malaya, working in the area of RFIC design. He received his BEng (Hons), MSc and PhD degrees in electrical and electronic engineering, in the field of analog and digital IC design from Universiti Sains Malaysia in 2000, 2003 and 2008, respectively. He is a member of The Institute of Electronics, Information and Communication Engineers (IEICE) and an elevated Senior Member of the Institute of Electrical and Electronics Engineer (IEEE). His research work has resulted in several technical publications. His main research interest includes analog integrated circuit design, RFIC design,VLSI system, and RF energy harvesting, power management module design. Email: [email protected]

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.