29
Views
1
CrossRef citations to date
0
Altmetric
Articles

Effect of number of processor on the cache hit rate in symmetric multiprocessor environment

, &
 

Abstract

Processor performs operations on operands faster than the access time of large capacity main memory causing bottleneck in a multiprocessing systems. A possible design alternative for improving the performance of a multiprocessor system is to insert a private cache between each processor and the shared memory.

Caches in multiprocessing environment introduce the cache coherence problem. Different cache coherence protocols are developed to solve this problem by maintaining a uniform state for each cache block of data.

The purpose of this paper is to investigate the influence of number of processor on the cache hit rate for the Snoopy Cache Coherence Protocols (MESI and Dragon) in Symmetric Multiprocessor environment.

Subject Classification:

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.