A cost‐effective 60hz FHD LCD using 800Mbps AiPi technology

Abstract

AiPi technology incorporates an embedded clock and control scheme with a point‐to‐point bus topology, thereby having the smallest possible number of interface lines between a timing controller and column drivers. A point‐to‐point architecture boosts the data rate and reduces the number of interface lines, because impedance matching can be easily achieved. An embedded clock and control scheme is implemented by means of multi‐level signalling, which results in a simple clock/data recovery circuitry. A 46” AiPi‐based 10‐bit FHD prototype requires only 20 interface lines, compared to 38 lines for mini‐LVDS. The measured maximum data rate per data pair is more than 800 Mbps.

Keywords:

• AiPi
• Point‐to‐point
• Embedded clock
• Embedded control
• Multi‐level signalling
• Variable clock level

Notes

Member, KIDS