23
Views
0
CrossRef citations to date
0
Altmetric
Original Research Paper

A low power multisymbol CAVLC decoder for H.264/AVC

&
Pages 342-347 | Accepted 24 Sep 2010, Published online: 12 Nov 2013
 

Abstract

A low power multisymbol structure of CAVLC decoder customised for H.264/AVC baseline profile is presented. The dependency property of CAVLC algorithm limits the usage of parallelism and pipelining techniques, but other techniques such as table partitioning and multisymbol are adopted to decrease power and increase throughput. A top-level CAVLC architecture is proposed first and then its subdecoders are designed and analysed. Finally, the proposed CAVLC decoder is implemented in 0·18 μm CMOS technology. The estimated area and power consumption are 14873 gates and 14·46 mW, respectively. The critical delay time is 5·59 ns when the decoder is operating at 167 MHz. The proposed low power multisymbol CAVLC decoder can be suitably applied in H.264/AVC decoding systems.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.