59
Views
9
CrossRef citations to date
0
Altmetric
General Paper

Order-lot pegging for minimizing total tardiness in semiconductor wafer fabrication process

&
Pages 1258-1270 | Received 01 Feb 2011, Accepted 01 Sep 2011, Published online: 21 Dec 2017

Keep up to date with the latest research on this topic with citation updates for this article.

Read on this site (1)

Lars Mönch, Reha Uzsoy & John W. Fowler. (2018) A survey of semiconductor supply chain models part III: master planning, production planning, and demand fulfilment. International Journal of Production Research 56:13, pages 4565-4584.
Read now

Articles from other publishers (8)

Andreas Haspecker & Lars Mönch. (2023) Exact and Heuristic Algorithms for a bi-criteria Order-Lot Pegging Problem in a Multi-Fab Setting. Exact and Heuristic Algorithms for a bi-criteria Order-Lot Pegging Problem in a Multi-Fab Setting.
Junliang Wang, Pengjie Gao, Peng Zheng, Jie Zhang & W.H. Ip. (2021) A fuzzy hierarchical reinforcement learning based scheduling method for semiconductor wafer manufacturing systems. Journal of Manufacturing Systems 61, pages 239-248.
Crossref
Lars Monch, Liji Shen & John W. Fowler. (2020) Heuristics for Order-Lot Pegging In Multi-Fab Settings. Heuristics for Order-Lot Pegging In Multi-Fab Settings.
Henriette Allgeier, Christian Flechsig, Jacob Lohmer, Rainer Lasch, Germar Schneider & Benjamin Zettler. (2020) Simulation-Based Evaluation of Lot Release Policies in a Power Semiconductor Facility – a Case Study. Simulation-Based Evaluation of Lot Release Policies in a Power Semiconductor Facility – a Case Study.
Jing Zhuang, Jihoon Hong & Junhong Zhou. (2020) Smart Pegging and Release Control for Multi-product Production Testbed with Shopfloor Visibility. Smart Pegging and Release Control for Multi-product Production Testbed with Shopfloor Visibility.
Jae-Gon Kim, June-Young Bang, Hong-Bae Jun & Jong-Ho Shin. (2020) Dominance Conditions for Optimal Order-Lot Matching in the Make-To-Order Production System. Processes 8:2, pages 255.
Crossref
Jae-Gon Kim, June-Young Bang, Seung-Kil Lim & Byung H. Kim. (2016) Framework of Lot Order Pegging for Semiconductor Manufacturing. Framework of Lot Order Pegging for Semiconductor Manufacturing.
Jae-Gon Kim, Seung-Kil Lim & June-Young Bang. (2015) Lot-Order Assignment Applying Priority Rules for the Single-Machine Total Tardiness Scheduling with Nonnegative Time-Dependent Processing Times. Mathematical Problems in Engineering 2015, pages 1-11.
Crossref

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.