Ruiyao Pu, Yiwei Sun, Pei-Hsin Ho, Fan Yang, Li Shang & Xuan Zeng. (2023) Sphinx: A Hybrid Boolean Processor-FPGA Hardware Emulation System. Sphinx: A Hybrid Boolean Processor-FPGA Hardware Emulation System.
Tarek Elouaret, Sylvain Colomer, Frédéric De Melo, Nicolas Cuperlier, Olivier Romain, Lounis Kessal & Stéphane Zuckerman. (2023) Implementation of a Bio-Inspired Neural Architecture for Autonomous Vehicles on a Multi-FPGA Platform. Sensors 23:10, pages 4631.
Crossref
Grigory Chirkov & David Wentzlaff. (2023) SMAPPIC: Scalable Multi-FPGA Architecture Prototype Platform in the Cloud. SMAPPIC: Scalable Multi-FPGA Architecture Prototype Platform in the Cloud.
Mostafa Khamis, Sameh El-Ashry, Mohamed AbdElsalam, M. Watheq El-Kharashi & Ahmed Shalaby. (2022) Emulation and verification framework for MPSoC based on NoC and RISC-V. Design Automation for Embedded Systems 26:3-4, pages 133-159.
Crossref
Yuze Wang, Peng Liu, Weidong Wang, Xiaohang Wang & Yingtao Jiang. (2022) On a Consistency Testing Model and Strategy for Revealing RISC Processor’s Dark Instructions and Vulnerabilities. IEEE Transactions on Computers 71:7, pages 1586-1597.
Crossref
Yuze Wang, Peng Liu & Yingtao Jiang. (2022) IMSC: Instruction set architecture monitor and secure cache for protecting processor systems from undocumented instructions. IET Information Security 16:4, pages 314-319.
Crossref
Yuze Wang, Peng Liu, Xiaoxia Han & Yingtao Jiang. (2021) Hardware Trojan Detection Method for Inspecting Integrated Circuits Based on Machine Learning. Hardware Trojan Detection Method for Inspecting Integrated Circuits Based on Machine Learning.
Aggelos D. Ioannou, Konstantinos Georgopoulos, Pavlos Malakonakis, Dionisios N. Pnevmatikatos, Vassilis D. Papaefstathiou, Ioannis Papaefstathiou & Iakovos Mavroidis. (2020) UNILOGIC. ACM Transactions on Reconfigurable Technology and Systems 13:4, pages 1-32.
Crossref
Dezheng Yuan, Hongwei Kan & Shangguang Wang. (2020) Ultra Low-latency MAC/PCS IP for High-speed Ethernet. Ultra Low-latency MAC/PCS IP for High-speed Ethernet.
Qaiser Ijaz, El-Bay Bourennane, Ali Kashif Bashir & Hira Asghar. (2020) Revisiting the High-Performance Reconfigurable Computing for Future Datacenters. Future Internet 12:4, pages 64.
Crossref
Mostafa Khamis, Sameh El-Ashry, Ahmed Shalaby, Mohamed AbdElsalam & M. Watheq El-Kharashi. (2018) A Configurable RISC-V for NoC-Based MPSoCs: A Framework for Hardware Emulation. A Configurable RISC-V for NoC-Based MPSoCs: A Framework for Hardware Emulation.
Ming Zhu, Yingtao Jiang, Mei Yang & Louie De Luna. (2017) A Scalable Parameterized NoC Emulator Built Upon Xilinx Virtex-7 FPGA. A Scalable Parameterized NoC Emulator Built Upon Xilinx Virtex-7 FPGA.
Otavio A. de Lima, Weslley N. Costa, Virginie Fresse & Frederic Rousseau. (2016) A survey of NoC evaluation platforms on FPGAs. A survey of NoC evaluation platforms on FPGAs.
Ke Pang, Virginie Fresse, Suying Yao & Otavio Alcantara De LimaJr.Jr.. (2015) Task mapping and mesh topology exploration for an FPGA-based network on chip. Microprocessors and Microsystems 39:3, pages 189-199.
Crossref
Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris & Axel JantschKonstantinos Tatas, Kostas Siozios, Dimitrios Soudris & Axel Jantsch. 2014. Designing 2D and 3D Network-on-Chip Architectures. Designing 2D and 3D Network-on-Chip Architectures
147
159
.
Garbi Singla, Felix Tobajas & Valentin de Armas. (2013) Video super resolution algorithm implemented on a low-cost NoC-based MPSoC platform. Video super resolution algorithm implemented on a low-cost NoC-based MPSoC platform.
Jiyang Yu, Peng Liu, Weidong Wang, Chunming Huang, Jie Yang, Yingtao Jiang & Qingdong Yao. (2013) An efficient protocol with synchronization accelerator for multi-processor embedded systems. Parallel Computing 39:9, pages 461-474.
Crossref
Peng Liu, Chunming Huang, Jun Guo, Yang Geng, Weidong Wang & Mei Yang. 2013. Network and Parallel Computing. Network and Parallel Computing
269
283
.