90
Views
26
CrossRef citations to date
0
Altmetric
ORIGINAL ARTICLES

Lot-to-order matching for a semiconductor assembly and test facility

, , &
Pages 1103-1111 | Received 01 Dec 1997, Accepted 01 Nov 1998, Published online: 27 Jul 2007

Keep up to date with the latest research on this topic with citation updates for this article.

Read on this site (9)

Xinye Hao, Changchun Liu, Maoqi Liu, Canrong Zhang & Li Zheng. (2023) Solving a real-world large-scale cutting stock problem: A clustering-assignment-based model. IISE Transactions 55:11, pages 1160-1173.
Read now
Lars Mönch, Reha Uzsoy & John W. Fowler. (2018) A survey of semiconductor supply chain models part III: master planning, production planning, and demand fulfilment. International Journal of Production Research 56:13, pages 4565-4584.
Read now
Jonathan F. Bard, Shihui Jia, Rodolfo Chacon & John Stuber. (2015) Integrating optimisation and simulation approaches for daily scheduling of assembly and test operations. International Journal of Production Research 53:9, pages 2617-2632.
Read now
Seung-Kil Lim, Jae-Gon Kim & Hwa-Joong Kim. (2014) Simultaneous order-lot pegging and wafer release planning for semiconductor wafer fabrication facilities. International Journal of Production Research 52:12, pages 3710-3724.
Read now
JonathanF. Bard, Zhufeng Gao, Rodolfo Chacon & John Stuber. (2012) Real-time decision support for assembly and test operations in semiconductor manufacturing. IIE Transactions 44:12, pages 1083-1099.
Read now
J-G Kim & S-K Lim. (2012) Order-lot pegging for minimizing total tardiness in semiconductor wafer fabrication process. Journal of the Operational Research Society 63:9, pages 1258-1270.
Read now
Yang Sun, John W. Fowler & Dan L. Shunk. (2011) Policies for allocating product lots to customer orders in semiconductor manufacturing supply chains. Production Planning & Control 22:1, pages 69-80.
Read now
Jun Jia & Scott J. Mason. (2009) Semiconductor manufacturing scheduling of jobs containing multiple orders on identical parallel machines. International Journal of Production Research 47:10, pages 2565-2585.
Read now
Thomas G. Boushell, John W. Fowler, Ahmet B. Keha, Kraig R. Knutson & Douglas C. Montgomery. (2008) Evaluation of heuristics for a class-constrained lot-to-order matching problem in semiconductor manufacturing. International Journal of Production Research 46:12, pages 3143-3166.
Read now

Articles from other publishers (17)

Raphael Herding & Lars Mönch. (2023) A rolling horizon planning approach for short-term demand supply matching. Central European Journal of Operations Research.
Crossref
Raphael Herding & Lars Mönch. (2022) An agent-based infrastructure for assessing the performance of planning approaches for semiconductor supply chains. Expert Systems with Applications 202, pages 117001.
Crossref
Christian Flechsig, Jacob Lohmer, Rainer Lasch, Benjamin Zettler, Germar Schneider & Dietrich Eberts. (2022) Streamlining Semiconductor Manufacturing of 200 mm and 300 mm Wafers: A Longitudinal Case Study on the Lot-to-Order-Matching Process. IEEE Transactions on Semiconductor Manufacturing 35:3, pages 397-404.
Crossref
Christian Flechsig, Jacob Lohmer, Rainer Lasch, Benjamin Zettler, Germar Scheider & Dietrich Eberts. (2021) Automated and Optimized Lot-To-Order Matching in 300 mm Semiconductor Facilities. Automated and Optimized Lot-To-Order Matching in 300 mm Semiconductor Facilities.
Lars Monch, Liji Shen & John W. Fowler. (2020) Heuristics for Order-Lot Pegging In Multi-Fab Settings. Heuristics for Order-Lot Pegging In Multi-Fab Settings.
Patrick C. Deenen, Jelle Adan & Alp Akcay. (2020) Optimizing class-constrained wafer-to-order allocation in semiconductor back-end production. Journal of Manufacturing Systems 57, pages 72-81.
Crossref
Jae-Gon Kim, June-Young Bang, Hong-Bae Jun & Jong-Ho Shin. (2020) Dominance Conditions for Optimal Order-Lot Matching in the Make-To-Order Production System. Processes 8:2, pages 255.
Crossref
Jacob Lohmer, Christian Flechsig, Rainer Lasch, Germar Schneider, Dietrich Eberts & Benjamin Zettler. 2020. Digital Transformation in Semiconductor Manufacturing. Digital Transformation in Semiconductor Manufacturing 64 71 .
Patrick C. Deenen, Jelle Adan, Joep Stokkermans, Ivo J.B.F. Adan & Alp Akcay. (2019) Wafer-to-Order Allocation in Semiconductor Back-End Production. Wafer-to-Order Allocation in Semiconductor Back-End Production.
Liam Y. Hsieh & Chi-Bin Cheng. (2018) Efficient Due-Date Quoting and Production Scheduling for Integrated Circuit Packaging With Reentrant Processes. IEEE Transactions on Components, Packaging and Manufacturing Technology 8:8, pages 1487-1495.
Crossref
Jae-Gon Kim, June-Young Bang, Seung-Kil Lim & Byung H. Kim. (2016) Framework of Lot Order Pegging for Semiconductor Manufacturing. Framework of Lot Order Pegging for Semiconductor Manufacturing.
J-G. Kim, S-K. Lim, S-O. Shim & S-W. Choi. (2010) Order-lot pegging heuristics for minimizing total tardiness in a semiconductor wafer fabrication facility. Order-lot pegging heuristics for minimizing total tardiness in a semiconductor wafer fabrication facility.
Tsan Sheng Ng, Yang Sun & John Fowler. (2010) Semiconductor lot allocation using robust optimization. European Journal of Operational Research 205:3, pages 557-570.
Crossref
Yumin Deng, Jonathan F. Bard, G. Rodolfo Chacon & John Stuber. (2010) Scheduling Back-End Operations in Semiconductor Manufacturing. IEEE Transactions on Semiconductor Manufacturing 23:2, pages 210-220.
Crossref
Yeong-Dae Kim, June-Young Bang, Kwee-Yeon An & Seung-Kil Lim. (2008) A Due-Date-Based Algorithm for Lot-Order Assignment in a Semiconductor Wafer Fabrication Facility. IEEE Transactions on Semiconductor Manufacturing 21:2, pages 209-216.
Crossref
Yang Sun, Andrew Feller, Dan Shunk, John Fowler, Thomas Callarman & Brett Duarte. (2007) Decision Paradigms in the Semiconductor Supply Chain: A Survey and Analysis. Decision Paradigms in the Semiconductor Supply Chain: A Survey and Analysis.
Chin Soon Chong, P. Lendermann, Boon Ping Gan, B.M. Duarte, J.W. Fowler & T.E. Callarman. (2004) Analysis of a Customer Demand Driven Semiconductor Supply Chain in a Distributed Simulation Test Bed. Analysis of a Customer Demand Driven Semiconductor Supply Chain in a Distributed Simulation Test Bed.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.