References
- J. F. Scott, Application of modern ferroelectric. Science. 315, 954–959 (2007).
- K. H. Kim, N-channel metal-ferroelectric-semiconductor field-effect-transistors (MFSFET's) by using rapid thermal annealed LiNbO3/Si. IEEE Electron Device Letters. 19, 204–206 (1998).
- S. L. Miller, and P. J. McWhorter, Physics of the ferroelectric nonvolatile memory field effect transistor. Journal of Applied Physics. 72, 5999–6010 (1992).
- H. T. Lue, C. J. Wu, and T. Y. Tseng, Device modeling of ferroelectric memory field-effect transistor (FeMFET). IEEE Transactions on Electron Devices. 49, 1790–1798 (2002).
- W. Choi, S. Kim, Y. W. Jin, S. Y. Lee, and T. D. Sands, Capacitance-voltage modeling of metal-ferroelectric-semiconductor capacitors based on epitaxial oxide heterostructures. Applied Physics Letters. 98, 102901-1-3 (2011).
- J. J. Zhang, Sun J, and X. J. Zheng, A model for the C-V characteristics of the metal-ferroelectric-insulator-semiconductor structure. Solid-State Electronics. 53, 170–175 (2009).
- M. Alexe, Measurement of interface trap states in metal-ferroelectric-silicon heterostructures. Applied Physics Letters. 72, 2283–2285 (1998).
- E. H. Nicollian, and J. R. Brews: MOS (Metal Oxide Semiconductor) Physics and Technology. New Jersey: John Wiley&Sons; (1982).
- F. Yang, M. H. Tang, Y. C. Zhou, X. J. Zheng, F. Liu, J. X. Tang, J. J. Zhang, and J. Zhang, A model for the polarization hysteresis loops of the perovskite-type ferroelectric thin films. Applied Physics Letters. 91, 142902-1-3 (2007).
- M. M. Satter, and A. Haque, Modeling effects of interface traps on the gate C-V characteristics of MOS devices on alternative high-mobility substrates. Solid-State Electronics. 54, 621–627 (2010).
- D. K. Schroder, and J. A. Babcock, Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing. Journal of Applied Physics. 94, 1–18 (2003).
- S. M. Sze, and K. K. NG: Physics of Semiconductor Devices. New Jersey: John Wiley&Sons; (2007).