Dependence of RF/analog and linearity parameters on ferroelectric layer thickness in ferroelectric tunnel junction dual material double gate (FTJ-DMDG) TFET

References

• Z. Ramezani, and A. A. Orouji, Investigation of vertical graded channel doping in nanoscale fully-depleted SOI-MOSFET, Superlattices Microstruct. 98, 359 (2016). DOI: http://dx.doi.org/10.1016/j.spmi.2016.08.043.
   Web of Science ®Google Scholar
• M. K. Anvarifard, and A. A. Orouji, Evidence for enhanced reliability in a novel nanoscale partially-depleted SOI MOSFET, IEEE Trans. Device Mater. Relib. 15 (4), 536 (2015). DOI: 10.1109/TDMR.2014.2328583.
   Web of Science ®Google Scholar
• M. Shrivastava, Drain extended tunnel FET—A novel power transistor for RF and switching applications, IEEE Trans. Electron Devices 64 (2), 481 (2017). DOI: 10.1109/TED.2016.2636920.
   Web of Science ®Google Scholar
• Q. Huang et al., A novel Si tunnel FET with 36mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration, Proc. Int. Electron Devices Meeting, San Francisco, CA, USA, Dec. 2012, pp. 8.5.1–8.5.4. DOI: 10.1109/iedm.2012.6479005.
   Google Scholar
• S. W. Kim et al., Demonstration of L-shaped tunnel field-effect transistors, IEEE Trans. Electron Devices 63 (4), 1774 (2016). DOI: 10.1109/TED.2015.2472496.
   Web of Science ®Google Scholar
• W. Y. Choi, and W. Lee, Hetero-gate-dielectric tunneling field-effect transistors, IEEE Trans. Electron Devices 57 (9), 2317 (2010). DOI: 10.1109/TED.2010.2052167.
   Web of Science ®Google Scholar
• R. Saha et al., DC and RF/analog parameters in Ge‐source split drain‐ZHP‐TFET: Drain and pocket engineering technique, Int. J. Num. Model. 35 (3), e2967 (2022). DOI: 10.1002/jnm.2967.
   Web of Science ®Google Scholar
• S. Mookerjea, and S. Datta, Comparative study of Si, Ge and InAs based steep sub threshold slope tunnel transistors for 0.25V supply voltage logic applications, 2008 Device Research Conference, Santa Barbara, CA, 2008, pp. 47–48. DOI: 10.1109/DRC.2008.4800730.
   Google Scholar
• S. K. Mitra, R. Goswami, and B. Bhowmick, A hetero-dielectric stack gate SOI-TFET with back gate and its application as a digital inverter, Superlattices Microstruct. 92, 37 (2016). DOI: 10.1016/j.spmi.2016.01.040.
   Web of Science ®Google Scholar
• M. Ershov et al., Negative capacitance effect in semiconductor devices, IEEE Trans. Electron Devices 45 (10), 2196 (1998). Oct DOI: 10.1109/16.725254.
   Web of Science ®Google Scholar
• S. Salahuddin, and S. Datta, Use of negative capacitance to provide voltage amplification for low power nanoscale devices, Nano Lett. 8 (2), 405 (2008). DOI: 10.1021/nl071804g.
   PubMed Web of Science ®Google Scholar
• A. D. E. Sakhi, and M. H. Chowdhury, Partially depleted silicon-on-ferroelectric insulator field effect transistor- parametrization & design optimization for minimum subthreshold swing, Microelectron. J. 46 (10), 981 (2015). DOI: 10.1016/j.mejo.2015.08.006.
   Web of Science ®Google Scholar
• R. Moazzami, C. Hu, and W. H. Shepherd, Electrical characteristics of ferroelectric PZT thin films for DRAM applications, IEEE Trans. Electron Devices 39 (9), 2044 (1992). DOI: 10.1109/16.155876.
   Web of Science ®Google Scholar
• S. Mueller et al., Reliability characteristics of ferroelectric Si:HfO2 thin films for memory applications, IEEE Trans. Device Mater. Relib. 13 (1), 93 (2013). DOI: 10.1109/TDMR.2012.2216269.
   Web of Science ®Google Scholar
• P. Ghosh, and B. Bhowmick, Optimization of ferroelectric SELBOX TFET and ferroelectric SOI TFET, ECS J. Solid State Sci. Technol. 9 (2), 023001 (2020). DOI: 10.1149/2162-8777/ab697e.
   Web of Science ®Google Scholar
• A. Saeidi, A. Biswas, and A. M. Ionescu, Modeling and simulation of low power ferroelectric non-volatile memory tunnel field effect transistors using silicon-doped hafnium oxide as gate dielectric, Solid-State Electron. 124, 16 (2016). DOI: 10.1016/j.sse.2016.07.025.
   Web of Science ®Google Scholar
• P. Ghosh, and B. Bhowmick, Deep insight into material-dependent DC performance of Fe DS-SBTFET and its noise analysis in the presence of interface traps, AEU-Int. J. Electron. Commun. 117, 153124 (2020). DOI: 10.1016/j.aeue.2020.153124.
   Web of Science ®Google Scholar
• V. P. Hu et al., Optimization of negative-capacitance vertical-tunnel FET (NCVT-FET), IEEE Trans. Electron Devices 67 (6), 2593 (2020). DOI: 10.1109/TED.2020.2986793.
   Web of Science ®Google Scholar
• R. Saha et al., Comprehensive investigation on RF/analog parameters in ferroelectric tunnel FET, Semicond. Sci. Technol. 37 (3), 035008 (2022). DOI: 10.1088/1361-6641/ac3dd4.
   Web of Science ®Google Scholar
• J. P. Velev et al., Magnetic tunnel junctions with ferroelectric barriers: prediction of four resistance states from first principles, Nano Lett. 9 (1), 427 (2009). DOI: 10.1021/nl803318d.
   PubMed Web of Science ®Google Scholar
• J. Hoffman et al., Ferroelectric field effect transistors for memory applications, Adv. Mater. 22 (26–27), 2957 (2010). DOI: 10.1002/adma.200904327.
   PubMed Web of Science ®Google Scholar
• D. Pantel, and M. Alexe, Electroresistance effects in ferroelectric tunnel barriers, Phys. Rev. B 82 (13), 134105 (2010). DOI: 10.1103/PhysRevB.82.134105.
   Web of Science ®Google Scholar
• A. Gruverman et al., Tunneling electroresistance effect in ferroelectric tunnel junctions at the nanoscale, Nano Lett. 9 (10), 3539 (2009). DOI: 10.1021/nl901754t.
   PubMed Web of Science ®Google Scholar
• P. Maksymovych et al., Polarization control of electron tunneling into ferroelectric surfaces, Science 324 (5933), 1421 (2009). DOI: 10.1126/science.1171200.
   PubMed Web of Science ®Google Scholar
• P. Ghosh, R. Goswami, and B. Bhowmick, Optimization of ferroelectric tunnel junction TFET in presence of temperature and its RF analysis, Microelectron. J. 92, 104618 (2019). DOI: 10.1016/j.mejo.2019.104618.
   Web of Science ®Google Scholar
• R. Saha, Simulation Study on Ferroelectric Layer Thickness Dependence RF/Analog and Linearity Parameters in Ferroelectric Tunnel Junction TFET, Microelectron. J. 113, 105081 (2021). DOI: 10.1016/j.mejo.2021.105081.
   Web of Science ®Google Scholar
• Sentaurus Device User Guide (Synopsys, Inc., 2020).
   Google Scholar
• A. M. Ionescu et al., The hysteretic ferroelectric tunnel FET, IEEE Trans. Electron Devices 57 (12), 3518 (2010). DOI: 10.1109/TED.2010.2079531.
   Web of Science ®Google Scholar
• B. Das, and B. Bhowmick, Noise behavior of ferro electric tunnel FET, Microelectron. J. 96, 104677 (2020). DOI: 10.1016/j.mejo.2019.104677.
   Web of Science ®Google Scholar
• D. Sharma, and S. K. Vishvakarma, Analyses of DC and analog/RF performances for short channel quadruple-gate gate all-around MOSFET, Microelectron. J. 46 (8), 731 (2015). DOI: 10.1016/j.mejo.2015.05.008.
   Web of Science ®Google Scholar
• R. Saha, B. Bhowmick, and S. Baishya, Temperature effect on RF/analog and linearity parameters in DMG FinFET, Appl. Phys. A 124 (9), 642 (2018). DOI: 10.1007/s00339-018-2068-5.
   Web of Science ®Google Scholar
• R. Saha, B. Bhowmick, and S. Baishya, Comparative analysis among SMG, DMG, and TMG FinFETs: RF/analog and digital inverter performance, J. Nanoelectron. Optoelectron. 13 (6), 803 (2018). DOI: 10.1166/jno.2018.2336.
   Web of Science ®Google Scholar
• B. Razavi, RF Microelectronics (Prentice Hall, 1998).
   Google Scholar
• S. P. Kumar et al., Device linearity and intermodulation distortion comparison of dual material gate and conventional AlGaN/GaN high electron mobility transistor, Microelectron. Reliab. 51 (3), 587 (2011). DOI: 10.1016/j.microrel.2010.09.033.
   Web of Science ®Google Scholar