Lessa: an array to solve a aet of linear equations

References

• Fisher , A.L. and Kung , H.T. . Synchronizing large VLSI processing arrays . Proc. 10th Annual Int. Symp. Comput. Arch . pp. 54 – 58 .
   Google Scholar
• Kung , H.T. 1982 . Why systolic architectures . Computer , 15 : 37 – 46 .
   Web of Science ®Google Scholar
• Kung , H.T. 1979 . Let”s design algorithms for VLSI systems . Proc. Conf. on Very-Large Scale Integration; Architecture, Design, Fabrication . 1979 . pp. 65 – 90 .
   Google Scholar
• Kung , H.T. and Leiserson , C.E. 1980 . “ Algorithms for VLSI processor arrays ” . In Introduction to VLSI Systems , Edited by: Mead , C.A. and Conway , L.A. 271 – 292 . Reading, MA : Addison- Wesley .
   Google Scholar
• Leighton , F.T. and Leiserson , C.E. . Wafer-scale integration of systolic arrays . Proc. 23rd Annual IEEE Symp . pp. 297 – 310 . Foundation of Computer Science .
   Google Scholar
• Ramakrishnan , I.V. and Varman , P.J. 1984 . Modular matrix multiplication on a linear array . IEEE Trans. Comput , 33 : 952 – 958 .
   Google Scholar
• Robert , Y. 1985 . Block LU decomposition of a band matrix on a systolic array . Intern. J. Computer Math , 17 : 295 – 315 .
   Web of Science ®Google Scholar
• Srinivasan , M.A. 1983 . Optimal parallel scheduling of Gaussian elimination DAGs . IEEE Trans. Comput , 32 : 1109 – 1117 .
   Google Scholar