A modular systolic linear array for gaussian elimination

References

• Ahmed , H. M. , Delosme , J. M. and Morf , M. 1982 . Highly concurrent computing structures for matrix arithmetic and signal processing . Computer , 15 ( 1 ) : 65 – 82 .
   Web of Science ®Google Scholar
• Benaini A. Conception et validation des algorithmes systoliques Institut Nat. Polytechnique de Grenoble France Sept 1988 Ph.D. Thesis
   Google Scholar
• Benaini , A. and Tchuente , M. 1989 . “ Matrix product on modular linear systolic arrays ” . In Parallel and Distributed Algorithms , 79 – 88 . North-Holland .
   Google Scholar
• Benaini , A. and Tchuente , M. 1989 . Produit matriciel sur un réseau linéaire . Revista de Matemàticas Aplicadas , 10 ( 1 ) : 5 – 25 .
   Google Scholar
• Chuang , H. Y. H. and He , G. 1984 . In: Proc. Int. Conf. ICCDE'84 . Design of problem-size independent systolic arrays . 1984 . pp. 152 – 157 . IEEE Press
   Google Scholar
• Gentleman , W. M. and Kung , H. T. 1981 . In: Proc. SPIE (Society of Photo-Optical Instrumentation Engineers) . Matrix triangularisation by systolic arrays . 1981 . pp. 19 – 26 . Real-time Signal Processing IV
   Google Scholar
• Golub , G. H. and van Loan , C. F. 1983 . Matrix Computations , The John Hopkins University Press .
   Google Scholar
• Huang , K. H. and Abraham , J. A. 1984 . Algorithm based fault-tolerance for matrix operations . IEEE Trans. Computers , 33 ( 6 ) : 518 – 528 .
   Web of Science ®Google Scholar
• Hwang , K. and Chen , Y. H. 1982 . Partitioned matrix algorithm for VLSI arithmetic systems . IEEE Trans. Computers , 31 ( 12 ) : 1215 – 1224 .
   Google Scholar
• Kung , H. T. and Lam , M. S. 1984 . Fault-tolerance and two-level pipelining in VLSI systolic arrays . Journal of Parallel and Distributed Computing , 1 ( 1 ) : 32 – 63 .
   Web of Science ®Google Scholar
• Melhem , R. G. 1985 . In: Proc. 12th Int. Symp. On Computer Architectures . A language for the simulation of systolic architectures . 1985 . pp. 310 – 314 . IEEE Press
   Google Scholar
• Quinton , P. and Robert , Y. 1989 . Algorithmes et architectures systoliques , Masson .
   Google Scholar
• Ramakrishnan , I. V. and Varman , P. J. 1984 . Modular matrix multiplication on a linear array . IEEE Trans. Computers , 33 ( 11 ) : 952 – 958 .
   Google Scholar
• Ramakrishnan , I. V. and Varman , P. J. 1985 . In: Proc. Int. Conf. ICPP'85 . An optimal family of matrix multiplication algorithms on linear arrays . 1985 . pp. 376 – 383 . IEEE Press
   Google Scholar