Solution of multiple-choice knapsack problem encountered in high-level synthesis of vlsi circuits

References

• Aho , A. , Sethi , R. and Ullman , J. 1968 . Compilers: Principles, Techniques, and Tools , Reading, Massachusetts : Addison-Wesley Publishing Company .
   Google Scholar
• De Leone R. Jain R. Optimal Resource Allocation and Binding of Non-Pipelined Designs Department of Computer Sciences, University of Wisconsin October 1990 Technical report
   Google Scholar
• Everett , H. 1963 . Generalized Lagrangian Multiplier Methods for Solving Problems of Optimum Allocation of Resources . Operations Research , 11 ( 3 )
   Web of Science ®Google Scholar
• Fox , B. L. and Landi , D. M. 1970 . Searching for the Multiplier in One-Constraint Optimization Problems . Operations Research , 18 ( 2 )
   Web of Science ®Google Scholar
• Girczyc , E. 1987 . Loop Winding—A Data Flow Approach to Functional Programming . Proceedings of the IEEE International Symposium on Circuits and Systems . May 1987 . IEEE .
   Google Scholar
• Greenberg , H. J. 1977 . The One-Dimensional Generalized Lagrange Multiplier Problem . Operations Research , 25 ( 2 )
   Web of Science ®Google Scholar
• Hartley , R. I. and Casavant , A. E. 1989 . Tree-Height Minimization in Pipelined Architectures . In Proceedings of the International Conference on Computer-Aided-Design . November 1989 . ACM/IEEE .
   Google Scholar
• Jain R. High-Level Area-Delay Prediction with Application to Behavioral Synthesis Department of Electrical Engineering, University of Southern California July 1989 PhD thesis
   Google Scholar
• Jain , R. , Mlinar , M. J. and Parker , A. C. 1988 . In Proceedings of the International Conference on Computer-Aided-Design . November 1988 . ACM/IEEE .
   Google Scholar
• Jain , R. , Parker , A. C. and Park , N. 1987 . Predicting Area-Time Tradeoffs for Pipelined Designs . In Proceedings of the 24th Design Automation Conference . June 1987 . ACM/IEEE .
   Google Scholar
• Kuck , D. J. 1978 . The Structure of Computers and Computations , New York : John Wiley & Sons .
   Google Scholar
• Mlinar M. J. Parker A. C Estimating Register and Multiplexer Costs in VLSI Design Department of Electrical Engineering, University of Southern California 1988 Technical report
   Google Scholar
• Nemhauser , G. L. and Wolsey , L. A. 1988 . Integer and Combinatorial Optimization , New York : John Wiley & Sons .
   Google Scholar
• Park , N. and Parker , A. C. 1988 . Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications . IEEE Transactions on Computer-Aided-Design , 7 ( 3 ) March
   Web of Science ®Google Scholar
• Sinha , P. and Zoltners , A. A. 1979 . The Multiple-Choice Knapsack Problem . Operations Research , 27 ( 3 ) May-June
   Web of Science ®Google Scholar
• Snow , E. A. , Siewiorek , D. P. and Thomas , D. E. . A Technology-Relative Computer-Aided Design System: Abstract Representations, Transformations, and Design Tradeoffs . In Proceedings of the 15th Design Automation Conference . ACM/IEEE .
   Google Scholar
• Trickey H. Compiling Pascal Programs into Silicon Department of Computer Science, Stanford University July 1985 PhD thesis
   Google Scholar
• Walker , R. A. and Thomas , D. E. 1989 . Behavioral Transformation for Algorithmic Level IC Design . IEEE Transactions on Computer-Aided-Design , 8 ( 10 ) October
   Web of Science ®Google Scholar