References
- Hayt , W. H. and Kemmerly , J. H. 1978 . Engineering Circuits Analysis , New York : McGraw-Hill .
- Jagadish H. V. Techniques for the design of parallel and pipelined VLSI systems for numerical computation, Ph.D. dissertation, Dept. Elec. Eng., Stanford University Dec 1985
- Jagadish , H. V. , Rao , S. K. and Kailath , T. 1987 . Array Architectures for Iterative Algorithms . Proc. of the IEEE , 75 ( 9 ) September : 1304 – 1321 .
- Jagadish , H. V. and Kailath , T. 1989 . A Family of New Efficient Arrays for Matrix Multiplication . IEEE Trans. on Computers , 38 ( 1 ) January : 149 – 155 .
- Kung , H. T. and Leiserson , C. E. 1978 . Sparse Matrix Proceedings . Algorithms for VLSI Process Arrays . 1978 . pp. 256 – 282 . SIAM Press .
- Kung , H. T. and Leiserson , C. E. . Sparse Matrix Proc . Systolic Arrays . 1979 . pp. 256 – 282 . SIAM . for VLSI
- Kung , H. T. 1980 . The structure of parallel algorithms . Advances in Computer , 19 : 66 – 112 .
- Kung , H. T. 1982 . Why Systolic Architecture? . Computer , 15 January : 37 – 45 .
- Leiserson C. E. Area-efficient VLSI computation, Ph.D. Thesis, Carnegie-Mellon University, Computer Science Department Pittsburgh, PA. October 1981
- Quinton , P. and Robert , Y. 1991 . Systolic Algorithms and Architectures , Masson and Prentice Hall International (UK) Ltd. .
- Rao S. K. Regular Iterative Algorithms and Their Implementation on Processor Arrays, Ph.D. dissertation Information System Lab., Standford University CA. 1985
- Rao , S. K. and Kailath , T. 1988 . Regular Iterative Algorithms and Their Implementation on Processor Arrays . Proc. of the IEEE , 76 ( 3 ) March : 259 – 269 .
- Wan C. R. Systolic Algorithms and Applications Ph. D. Thesis, Loughborough University, Department of Computer Studies. 1996
- Weiser , U. and Davis , A. . Proc. CMU Conf. VLSI Systems and Computations . A Wavefront Notation Tool for VLSI Array Design . Oct , pp. 226 – 234 . Computer Science Press . H. T. Kung, R. F. Sproull and G. L. Steele Jr.