References
- Foroudi , N. and Kwasniewshi , T. A. 1995 . CMOS high-speed dual-modulus frequency divider for RF frequency synthesis . IEEE Journal of Solid State Circuits , 30 : 93 – 100 .
- Gardner , F. M. 1980 . Phase Lock Techniques , 2nd edition , New York : Wiley .
- Gardner , F. M. 1980b . Charge pump phase lock loops . IEEE Transactions on Communication , COM-28 : 1849 – 1858 .
- Lee , S. J. , Kim , B. and Lee , K. 1997 . A fully integrated low-noise 1GHz frequency synthesizer for mobile communication application . IEEE Transactions on Solid State Circuits , 32 : 760 – 765 .
- Lindsey , W. C. and Chie , C. M. 1981 . A survey of digital phase locked loops . Proceedings of IEEE , 69 : 410 – 431 .
- Mcgeehan , J. P. and Sladen , J. P. H. 1982 . Elimination of false locking in long loop phaselocked receivers . IEEE Transactions on Communication , COM-30 : 2391 – 2397 .
- Nakagawa , T. and Nosaka , H. 1997 . A direct digital synthesizer with interpolation circuits . IEEE Journal of Solid State Circuits , 32 : 766 – 770 .
- Ogata , K. 1992 . Modern Control Engineering , 2nd edition , Englewood Cliffs, NJ : Prentice Hall .
- Rhode , U. L. 1983 . Digital PLL Frequency Synthesizers , Englewood Cliffs, NJ : Prentice Hall .
- Sarkar , B. C. and Chattopadhay , S. 1988 . Novel quick response digital phase locked loop . Electronics Letters , 24 : 1263 – 1264 .
- Sarkar , B. C. , Hati , A. , Hati , R. and Sarkar , S. 1997 . effect of using two parallel lowpass filters in a PLL . Indian Journal of Pure and Applied Physics , 35 : 109 – 114 .
- Ward , C. J. 1981 . Delay reduction techniques in phase-locked loop amplifier . Electronics Letters , 17 : 253 – 255 .