A high-performance, low-area reconfiguration controller for network-on-chip-based partial dynamically reconfigurable system-on-chip designs

References

• Ahmad , B. , Erdogan , A. T. and Khawam , S. 2006 . ‘Architecture of a dynamically reconfigurable NoC for adaptive reconfigurable MPSoC’ . Adaptive Hardware and System , : 405 – 411 .
   Google Scholar
• Angiolini , F. , Meloni , P. , Carta , S. , Benini , L. and Raffo , L. ‘Contrasting a NoC and a traditional Interconnect Fabric with Layout Awareness’ . Proceedings of Design Automation and Test in Europe Conference and Exhibition . pp. 124 – 129 .
   Google Scholar
• Arteris . 2005 . ‘A comparison of Network-on-Chip and Busses’ white paper available at http://www.design-reuse.com/articles/10496/a-comparison-of-network-on-chip-and-busses.html
   Google Scholar
• Bartic , A. , Mignolet , J. Y. , Nollet , V. , Marescaux , T. , Mignolet , J. Y. , Verkest , D. , Vernalde , S. and Lauwereins , R. ‘Highly Scalable Network on Chip for Reconfigurable Systems’ . Proceedings of International Symposium on System-on-Chip . pp. 19 – 82 .
   Google Scholar
• Bjerregaard , T. and Mahadevan , S. 2006 . ‘A Survey of Research and Practices of Network-on-chip’ . ACM Computing Surveys , 38 : 1 – 51 .
   Google Scholar
• Bobda , C. , Ahmadimia , A. , Fekete , S. , Veen , J. , Majer , M. and Teich , J. ‘DyNoC: A Dynamic Infrastructure for Communication in dynamically Reconfugurable Devices’ . Proceedings of International Conference on Field Programmable Logic and Applications . pp. 153 – 158 .
   Google Scholar
• Carvalho , E. , Calazans , N. , Moraes , F. and Mesquita , D. ‘Reconfiguration Control for Dynamically Reconfigurable Systems’ . Proceedings of International Conference on Design of Circuits and Integrated Systems 2004 . pp. 405 – 410 .
   Google Scholar
• Corbetta , S. , Rana , V. , Santambrogio , M. D. and Sciuto , D. ‘A Light-Weight Network-On-Chip Architecture for dynamically Reconfigurable Systems’ . International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2008 . pp. 49 – 56 .
   Google Scholar
• Cozzi , D. , Farè , C. , Meroni , A. , Rana , V. , Santambrogio , M. D. and Sciuto , D. ‘Reconfigurable noc Design Flow for Multiple Applications Run-Time Mapping on FPGA Devices’ . 2009 Great Lake Symposium VLSI′09, May 10–12 .
   Google Scholar
• Dally , W. and Towles , B. ‘Route Packets, Not Wires: On-chip Interconnection Networks’ . Proceedings of 38th Design Automation Conference . pp. 684 – 689 .
   Google Scholar
• Diguet , J. P. , Evain , S. , Vaslin , R. , Gogniat , G. and Juin , E. ‘NoC-centric Security of Reconfigurable soc’ . First International Symposium on Networks-on-Chip (NOCS′07), May 7–9 . pp. 223 – 232 .
   Google Scholar
• Garcia , P. , Compton , K. , Schulte , M. , Blem , E. and Fu , W. 2006 . ‘An Overview of Reconfigurable Hardware in Embedded Systems’ . EURASIP Journal on Embedded Systems , : 1 – 19 .
   Google Scholar
• Fiorin , L. ‘An Automated Design Flow for Noc-based mpsocs on FPGA’ . The 19th IEEE/IFIP International Symposium on Rapid System Prototyping . pp. 58 – 64 .
   Google Scholar
• Fiorin , L. , Palermo , G. , Lukovic , S. and Silvano , C. ‘A Data Protection Unit for NoC based Architectures’ . International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS′07), Salzburg, Austria, 2007 . pp. 167 – 172 .
   Google Scholar
• Hansson , A. , Coenen , M. and Goossens , K. ‘Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip’ . Design Automation and Test in Europe Conference and Exhibition . pp. 954 – 959 .
   Google Scholar
• Hansson , A. and Goossens , K. ‘Trade-offs in the Configration of a Network on Chip for Multiple Use-cases’ . Proceedings of International Symposium on Networks-on-Chip . pp. 233 – 242 .
   Google Scholar
• ITRS 2007 report . http://www.itrs.net/Links/2007ITRS/ExecSum2007.pdf (ITRS 2007)
   Google Scholar
• Jovanovic , S. , Tanougast , C. , Weber , S. and Bobda , C. ‘Cunoc: A scalable dynamic Noc for dynamically Reconfigurable FPGAS’ . 2007 Field Programmable Logic and Applications, FPL 2007 . pp. 753 – 756 .
   Google Scholar
• Kumar , A. , Hansson , A. , Huisken , J. and Corporaal , H. ‘An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip’ . Proceedings of Design Automation and Test in Europe Conference and Exhibitio . pp. 1 – 6 .
   Google Scholar
• Kumar , A. , Hansson , A. , Huisken , J. and Corporaal , H. ‘AnFPGA design flow for reconfigurable network-based multi-processor systems on Chip’ . Design, Automation and Test in Europe Conference . pp. 1 – 6 .
   Google Scholar
• Marculescu , R. , Ogras , U. Y. , Peh , L. S. , Jerger , N. E. and Hoskote , Y. 2009 . ‘Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives’ . IEEE Transactions on Computer-Aided Design of Integrated Circuits and systems , 28 ( 1 ) : 3 – 21 .
   Web of Science ®Google Scholar
• Moller , L. , Soares , R. , Carvalho , E. , Grehs , I. , Calazans , P. and Moraes , P. ‘Infrastructure for Dynamic Reconfigurable Systems: Choices and Trade-offs’ . Proceedings of 19th Annual Symposium on Integrated Circuits and Systems Design . pp. 44 – 49 .
   Google Scholar
• Palesi , M. , Kumar , S. , Holsmark , R. and Catania , V. ‘Exploiting Communication Concurrency for Efficient Deadlock Free Routing in Reconfigurable NoC Platforms’ . Proceedings of IEEE International Parallel and Distributed Processing Symposium . pp. 1 – 8 .
   Google Scholar
• Pionteck , T. , Albrecht , C. and Koch , R. ‘A Dynamically Reconfigurable Packet-Switched Network-on-Chip’ . Proceedings of Design Automation and Test in Europe Conference and Exhibition . pp. 136 – 137 .
   Google Scholar
• Pionteck , T. , Albrecht , C. , Koch , R. , Maehle , E. , Hubner , M. and Becker , J. ‘Communication Architectures for Dynamically Reconfigurable FPGA Designs’ . 2007 IEEE International Parallel & Distributed Processing Symposium IPDPS . pp. 1 – 8 .
   Google Scholar
• Salminen , E. and Kangas , T. 2006 . ‘HIBI Communication Network for System-on-Chip’ . Journal of VLSI Signal Processing Systems , 43 : 185 – 205 .
   Google Scholar
• Salminen , E. , Kangas , T. , Lahtinen , V. , Rihimaki , J. , Kuusilinna , K. and Hamalainen , T. D. 2007 . ‘Benchmarking Mesh and Hierarchical Bus Networks in System-on-chip Context’ . Journal of Systems Architecture , 53 : 477 – 488 .
   Google Scholar
• Shafik , R. A. , Rosinger , P. and Al-Hashimi , B. M. 2008 . ‘MPEG-based Performance Comparision between Network-on-chip and AMBA MPSoC’ . Design and Diagnostics of Electronic Circuits and Systems , April : 16 – 18 .
   Google Scholar
• Stensgaard , M. B. and Sparso , J. ‘ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology’ . The Second ACM/IEEE International Symposium on Networks-on-Chip . pp. 55 – 64 .
   Google Scholar
• Xilinx: ‘OPB HWICAP Data Sheel’ . 2004 . available at http://www.xilinx.com
   Google Scholar
• Xilinx: ‘Early Access Partial Reconfiguration User Guide’ . 2006 . available at http://www.xilinx.com
   Google Scholar
• Zitouni , A. , Zid , M. , Badrouchi , S. and Tourki , R. 2005 . ‘A Generic and Extensible Spidergon NoC’ . Internation Journal of Electronics, Circuits and Systems , 1 : 197 – 202 .
   Google Scholar