Digital tanlock loop architecture with no delay

References

• Al-Ali , OA-K . Al-Araji, S.R, Anani, N.A, Al-Qutayri, M.A., and Ponnapalli, P. (2010), ‘Adaptive TDTL using Frequency and Phase Processing Techniques’, in Proceedings of the IEEE International Conference on Information Science, Signal Processing and their Applications (ISSPA 2010), Malaysia: IEEE, pp. 530–533
   Google Scholar
• Al-Araji , SR . Al-Ali, O.A.-K., Al-Qutayri M.A., Anani, N.A and Ponnapalli, P. (2010), ‘Improved Performance Second-Order Time-Delay Digital Tanlock Loop’, in Proceedings of the 33rd IEEE Sarnoff Symposium, Princeton, NJ: IEEE, pp. 1–5
   Google Scholar
• Al-Araji , SR . Al-Qutayri, M., and Al-Humaidan, A. (2008), ‘Indirect Frequency Synthesizer Using Second Order Digital Time Delay Tanlock Loop’, 14th IEEE MELECON (2008), France
   Google Scholar
• Al-Araji , SR , Hussain , ZM and Al-Qutayri , MA . 2006 . Digital Phase Lock Loops: Architectures and Applications , Dordrecht : Springer .
   Google Scholar
• Al-Qutayri , MA . Al-Araji, S.R., Al-Ali, O.A.-K., and Anani, N.A. (2009), ‘Time Delay Digital Tanlock Loop with Linearized Phase Detector’, in Proceedings of the 16th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2009, IEEE, Tunisia, pp. 555–558
   Google Scholar
• Al-Qutayri , MA , Al-Araji , SR and Al-Moosa , NI . 2006 . Improved First-Order Time-Delay Tanlock Loop Architectures . IEEE Transactions on Circuits and Systems I: Regular Papers , 53 : 1896 – 1908 .
   Web of Science ®Google Scholar
• Best , RE . 2007 . Phase-Locked Loops: Design, Simulation, and Applications , New York : McGraw-Hill .
   Google Scholar
• Crawford , JA . 2007 . Advanced Phase-Lock Techniques , Narwood , CA : Artech House .
   Google Scholar
• Fitz , MP and Cramer , RJ . 1995 . A Performance Analysis of a Digital PLL Based MPSK Demodulator . IEEE Transactions on Communications , 43 : 1192 – 1201 .
   Web of Science ®Google Scholar
• Gardner , FM . 2005 . Phase Lock Techniques, , 3rd , New York , NY : John Wiley .
   Google Scholar
• Guan-Chyun , H and Hung , JC . 1996 . Phase-locked Loop Techniques: A survey . IEEE Transactions on Industrial Electronics , 43 : 609 – 615 .
   Web of Science ®Google Scholar
• Gutierrez , R and Valls , J . 2009 . Low-Power FPGA-Implementation of atan(Y/X) Using Look-Up Table Methods for Communication Applications . Journal of Signal Processing Systems , 56 ( 1 ) : 25 – 33 .
   Web of Science ®Google Scholar
• Haykin , S . 2008 . Communication Systems, , 4th , New York , NY : John Wiley & Son, Inc .
   Google Scholar
• Hussain , ZM , Boashash , B , Hassan-Ali , M and Al-Araji , SR . 2001 . A time-delay Digital Tanlock Loop . IEEE Transactions on Signal Processing , 49 : 1808 – 1815 .
   Web of Science ®Google Scholar
• Jae , L and Chong , U . 1982 . Performance Analysis of Digital Tanlock Loop . IEEE Transactions on Communications , 30 : 2398 – 2411 .
   Web of Science ®Google Scholar
• Kandeepan , S . 2009 . Steady State Distribution of a Hyperbolic Digital Tanlock Loop with Extended Pull-in Range for Frequency Synchronization in High Doppler environment . IEEE Transactions on Wireless Communications , 8 : 890 – 897 .
   Web of Science ®Google Scholar
• Kratyuk , V , Hanumolu , PK , Moon , Un-Ku and Maryaram , K . 2007 . A Design Procedure for All-Digtal Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy . IEEE Transactions on Circuits and Systems-II: Express Briefs , 54 ( 3 ) : 247 – 251 .
   Web of Science ®Google Scholar
• McCune , E . 2010 . Practical Digital Wireless Signals , Cambridge : Cambridge University Press .
   Google Scholar
• Mehrotra , A . 2002 . Noise Analysis of Phase-Locked Loops . IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications , 49 ( 9 ) : 1309 – 1316 .
   Google Scholar
• Peebles , PZ Jr . 2000 . Probability, Random Variables, and Random Signal Principles , New York , NY : McGraw-Hill .
   Google Scholar
• Staszewski , RB , Wallberg , JL , Rezeq , S , Chih-Ming Hung Eliezer , OE , Vemulapalli , SK , Fernando , C , Maggio , K , Staszewski , R , Barton , N , Meng-Chang Lee Cruise , P , Entezari , M , Muhammad , K and Leipold , D . 2005 . All-digital PLL and Transmitter for Mobile Phones . IEEE Journal of Solid-State Circuits , 40 : 2469 – 2482 .
   Web of Science ®Google Scholar
• Stephens , DR . 2001 . Phase-Locked Loops for Wireless Communications: Digital, Analog and Optical Implementations, , 2nd , New York , NY : Kluwer Academic Publisher .
   Google Scholar