A new analytical subthreshold model of SRG MOSFET with analogue performance investigation

References

• Baishya , S , Mallik , A and Sarkar , CK . 2006 . A Subthreshold Surface Potential Model for Short-channel MOSFET Taking Into Account the Varying Depth of Channel Depletion Layer due to Source and Drain Junctions . IEEE Transactions on Electron Devices , 53 : 507 – 514 .
   Web of Science ®Google Scholar
• Bian , W , He , J , Tao , Y , Fang , M and Feng , J . 2007 . An Analytical Potential-based Model for Undoped Nanoscale Surrounding-gate MOSFETs . IEEE Transactions on Electron Devices , 54 : 2293 – 2303 .
   Web of Science ®Google Scholar
• Cousin , B , Reyboz , M , Rozeau , O , Jaud , M , Ernst , T and Jomaah , J . 2011 . A Unified Short-channel Compact Model for Cylindrical Surrounding-gate MOSFET . Solid-State Electronics , 56 : 40 – 46 .
   Web of Science ®Google Scholar
• Device simulator ATLAS User manual. Silvaco International (2006). http://www.silvaco.com
   Google Scholar
• El Hamid , HA , Iniguez , B and Guitart , JR . 2007 . Analytical Model of the Threshold Voltage and Subthreshold Swing of Undoped Cylindrical Gate-All-Around-Based MOSFETs . IEEE Transactions on Electron Devices , 54 : 572 – 579 .
   Web of Science ®Google Scholar
• He , J , Zhang , X , Zhang , G and Chan , MA . 2006 . Carrier-based DCIV Model for Long Channel Undoped Cylindrical Surrounding-gate MOSFETs . Solid State Electronics , 50 : 416 – 421 .
   Web of Science ®Google Scholar
• Iniguez , B , Jimenez , D , Riog , J , Hamid , HA , Marsal , LF and Pallares , J . 2005 . Explicit Continuous Model for Long Channel Undoped Surrounding-gate MOSFETs . IEEE Transactions on Electron Devices , 52 : 1868 – 1873 .
   Web of Science ®Google Scholar
• International Technology Roadmap for Semiconductors (ITRS) 2009 Edition, (2009). http://www.itrs.net
   Google Scholar
• Iwai , H . 2009 . Roadmap for 22 nm and Beyond . Microelectronic Engineering , 86 : 1520 – 1528 .
   Web of Science ®Google Scholar
• Jimenez , D , Iniguez , B , Sune , J , Marsal , LF , Pallares , J , Roig , J and Flores , D . 2004 . Continuous Analytic Current-voltage Model for Surrounding-gate MOSFETs . IEEE Electron Device Letter , 25 : 571 – 573 .
   Web of Science ®Google Scholar
• Kilchytska , V , Nève , A , Vancaillie , L , Levacq , D , Adriaensen , S , Meer , HV , Meyer , KD , Raynaud , C , Dehan , M , Raskin , JP and Flandre , D . 2003 . Influence of Device Engineering on the Analog and RF Performance of SOI MOSFETs . IEEE Transactions on Electron Devices , 50 : 577 – 588 .
   Web of Science ®Google Scholar
• Kranti , A , Haldar , S and Gupta , RS . 2001 . Analytical Model for Threshold Voltage and I-V Characteristics of Fully Depleted Short Channel Cylindrical/Surrounding Gate MOSFET . Microelectronics Engineering , 56 : 241 – 259 .
   Web of Science ®Google Scholar
• Kranti , A , Rashmi, Haldar , S and Gupta , RS . 2003 . Design and Optimization of Vertical Surrounding Gate MOSFETs for Enhanced Transconductance-to-Current Ratio (g m/ I ds) . Solid-State Electronics , 47 : 153 – 159 .
   Web of Science ®Google Scholar
• Oh , SH , Monore , D and Hergenrother , JM . 2000 . Analytical Description of Short-channel Effects in Fully-depleted Double-gate and Cylindrical, Surrounding-gate MOSFETs . IEEE Electron Device Letter , 21 : 445 – 447 .
   Web of Science ®Google Scholar
• Paul , BC , Raychowdhury , A and Roy , K . 2005 . Device Optimization for Digital Subthreshold Logic Operation . IEEE Transactions on Electron Devices , 52 : 237 – 247 .
   Web of Science ®Google Scholar
• Paul , BC , Ryan , T , Fujita , S , Okajima , M , Lee , TH and Nishi , Y . 2007 . An Analytical Compact Circuit Model for Nanowire FET . IEEE Transactions on Electron Devices , 54 : 1637 – 1644 .
   Web of Science ®Google Scholar
• Rajendran , K and Samudra , GS . 2000 . Modeling of Transconductance-to-current Ratio (g m/I d) Analysis on Double-gate SOI MOSFETs . Journal of Semiconductor Science and Technology , 15 : 139 – 144 .
   Web of Science ®Google Scholar
• Roldan , JB , Godoy , A , Gamiz , F and Balaguer , M . 2008a . Modelling the Centroid and the Inversion Charge in Cylindrical Surrounding Gate MOSFETs Including Quantum Effects . IEEE Transactions on Electron Devices , 55 : 411 – 416 .
   Web of Science ®Google Scholar
• Yang , B , Buddharaju , K , Teo , S , Sing , N , Lo , G and Kwong , D . 2008b . Vertical Silicon–nanowire Formation and Gate-all-around MOSFETs . IEEE Electron Device Letter , 29 : 791 – 794 .
   Web of Science ®Google Scholar
• Yang , J , He , J , Liu , F , Zhang , L , Liu , F , Zhang , X and Chan , M . 2008 . A Compact Model of Silicon-based Nanowire MOSFETs for Circuit Simulation and Design . IEEE Transactions on Electron Devices , 55 : 2898 – 2906 .
   Web of Science ®Google Scholar
• Yu , B , Yuan , Y , Song , J and Taur , Y . 2009 . A Two-Dimensional Analytical Solution for Short-Channel Effects in Nanowire MOSFETs . IEEE Transactions on Electron Devices , 56 : 2357 – 2362 .
   Web of Science ®Google Scholar
• Zhuge , J , Tian , Y , Wang , R , Huang , R , Wang , Y , Chen , B , Liu , J , Zhang , X and Wang , Y . 2010 . High-Performance Si Nanowire Transistors on Fully Si Bulk Substrate from Top-Down Approach: Simulation and Fabrication . IEEE Transactions on Nanotechnology , l9 : 114 – 122 .
   Web of Science ®Google Scholar