Design and implementation of a switched capacitor-based embedded hybrid DC–DC converter

References

• Banba , H , Shiga , H , Umezawa , A , Miyaba , T , Tanzawa , T , Atsumi , S and Sakui , K . 1999 . A CMOS Bandgap Reference Circuit with Sub-1-V Operation . IEEE Journal of Solid-State Circuits , 34 : 670 – 674 .
   Web of Science ®Google Scholar
• Bhattacharyya , K . (2011), ‘Design and Implementation of Switched Capacitor based Embedded DC-DC Buck Converter’, Ph.D. dissertation, E&ECE Department, Indian Institute of Technology-Kharagpur
   Google Scholar
• Bhattacharyya , K . and Mandal, P. (2008), ‘A Low Voltage, Low Ripple, on Chip, Dual Switch-Capacitor based Hybrid DC-DC Converter’, in Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), Hyderabad, India, 4–8 January, pp. 661–666
   Google Scholar
• Hastings , A . 2001 . The Art of Analog Layout , Englewood Cliffs , NJ : Prentice-Hall .
   Google Scholar
• Hazucha , P , Schrom , G , Jaehong Hahn, Bloechel , BA , Hack , P , Dermer , GE , Narendra , S , Gardner , D , Karnik , T , De , V and Borkar , S . 2005 . A 233-MHz 80%-87% Efficient Four-Phase DC-DC Converter Utilizing Air-Core Inductors on Package . IEEE Journal of Solid-State Circuits , 40 : 838 – 845 .
   Web of Science ®Google Scholar
• Lee , H and Mok , PKT . 2005 . Switching Noise and Shoot-through Current Reduction Techniques for Switched-Capacitor Voltage Doubler . IEEE Journal of Solid-State Circuits , 40 : 1136 – 1146 .
   Web of Science ®Google Scholar
• Lee , H and Mok , PKT . 2007 . An SC Voltage Doubler with Pseudo-continuous Output Regulation using a Three-stage Switchable Opamp . IEEE Journal of Solid-State Circuits , 42 : 1216 – 1229 .
   Web of Science ®Google Scholar
• Makowski , MS . and Maksimovic, D. (1995), ‘Performance Limits of Switched-Capacitor DC-DC Converters’, in Proceedings of the 26th Annual IEEE Power Electronics Specialists Conference, Atlanta, GA, Vol. 2, pp. 1215–1221
   Google Scholar
• Milliken , RJ , Silva-Martinez , J and Sanchez-Sinencio , E . 2007 . Full on Chip CMOS Low Dropout Voltage Regulator . IEEE Transactions on Circuits and Systems I: Regular Papers , 54 : 1879 – 1890 .
   Web of Science ®Google Scholar
• National Semiconductor Corporation. (2005), ‘60L LLP Datasheet: National sqa60a Package 60L LLP, 9.00 × 9.00 × 0.80mm body size’, www.national.com
   Google Scholar
• Patounakis , G , Li , YW and Shepard , KL . 2004 . A Fully Integrated On-chip DC-DC Conversion and Power Management System . IEEE Journal of Solid-State Circuits , 39 : 443 – 451 .
   Web of Science ®Google Scholar
• Ramadass , YK . (2009), ‘Energy Processing Circuits for Low-Power Applications’, Ph.D. dissertation, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, USA, pp. 3–90
   Google Scholar
• Ramadass , YK . and Chandrakasan, A.P. (2007), ‘Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-low Power On-chip Applications’, in Proceedings of the IEEE 2007 Power Electronics Specialists Conference, Orlando, FL, USA, 17–21 June, pp. 2353–2359
   Google Scholar
• Razavi , B . 2002 . Design of Analog CMOS Integrated Circuits , New Delhi, India : Tata McGraw-Hill Edition .
   Google Scholar
• Rincon-Mora , GA and Allen , PE . 1998 . A Low-Voltage, Low Quiescent Current, Low Drop-Out regulator . IEEE Journal of Solid-State Circuits , 33 : 36 – 44 .
   Web of Science ®Google Scholar
• Ryan , JG . Carroll, K.J., and Pless, B.D. (1989), ‘A Four Chip Implantable Defibrillator/Pacemaker Chipset’, in Proceedings of the Custom Integrated Circuits Conference, San Diego, CA, USA, 15–18 May, pp. 7.6/1–7.6/4
   Google Scholar
• Seeman , MD . (2009), ‘A Design Methodology for Switched-Capacitor DC-DC Converters’, Ph.D. dissertation, EECS Department, University of California, Berkeley, USA, pp. 158–160
   Google Scholar
• Somasundaram , MN . and Ma, D. (2006), ‘Low Ripple CMOS Switched-Capacitor Power Converter with Closed-loop Interleaving Regulation’, in Proceedings of the IEEE 2006 Custom Integrated Circuits Conference (CICC), San Jose, CA, 10–13 September, pp. 245–248
   Google Scholar
• Usami , K . and Horowitz, M. (1995), ‘Clustered Voltage Scaling Technique for Low Power Design’, in Proceedings of the International Workshop on Low Power Design, 23–26 April, Dana Point, CA, pp. 3–8
   Google Scholar