Interface circuit synthesis of system-on-chip

References

• Akella , J . and McMillan, K. (1991), ‘Synthesizing Converters between Finite State Protocols’, in Proceedings of the International Conference on Computer Design, Cambridge, MA, 14–16 October, pp. 410–413
   Google Scholar
• Bertozzi , D , Jalabert , A , Murali , S , Tamhankar , R , Stergiou , S , Benini , L and Micheli , GD . 2005 . NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-chip . IEEE Transactions on Parallel and Distributed Systems , 16 : 113 – 129 .
   Web of Science ®Google Scholar
• Brzozowski , JA and Seger , CH . 1995 . Asynchronous Circuits (Chap. 15) , Berlin : Springer-Verlag .
   Google Scholar
• Carloni , LP and Sangiovanni-Vincentelli , AL . 2002 . Coping with Latency in SOC Design . IEEE Micro , 22 : 24 – 35 .
   Web of Science ®Google Scholar
• Chung , K-S , Gupta , RK , Kim , T and Liu , CL . 2002 . Synthesis and Optimization of Combinational Interface Circuits . Journal of VLSI Signal Processing , 31 : 243 – 261 .
   Google Scholar
• Cormen , T , Leiserson , CE and Rivest , R . 1990 . Introduction to Algorithm , New York , NY : McGraw Hill .
   Google Scholar
• D'silva , V . Ramesh, S., and Sowmya, A. (2004), ‘Bridge Over Troubled Wrappers: Automated Interface Synthesis’, in Proceedings of the 17th International Conference on VLSI Design, Mumbai, India, 5–9 January, pp. 189–194
   Google Scholar
• Ho , R , Mai , KW and Horowitz , MA . 2001 . The Future of Wires . Proceedings of the IEEE , 89 : 490 – 504 .
   Web of Science ®Google Scholar
• Hoare , CAR . 1992 . Communicating Sequential Processes , Englewood Cliffs , NJ : Prentice/Hall International .
   Google Scholar
• Hu , J and Marculescu , R . 2005 . Energy- and Performance-aware Mapping for Regular NoC Architectures . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 24 : 551 – 562 .
   Web of Science ®Google Scholar
• Intel . 2009a . Embedded Microcontrollers and Processors (Vols I and II) , Santa Clara , CA : Author .
   Google Scholar
• Intel . 2009b . Peripheral Components , Santa Clara , CA : Author .
   Google Scholar
• Intel . 2009c . Connectivity , Santa Clara , CA : Author .
   Google Scholar
• Kishinevsky , M . Cortadella, J., and Kondratyev, A. (1998), ‘Asynchronous Interface Specification, Analysis and Synthesis’, in Proceedings of the 35th Design Automation Conference, San Francisco, CA, 15–19 June, pp. 2–7
   Google Scholar
• Lahiri , K , Raghunathan , A and Dey , S . 2004 . Design Space Exploration for Optimizing On-chip Communication Architectures . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 23 : 952 – 961 .
   Web of Science ®Google Scholar
• Meindl , JD . 2003 . Interconnect Opportunities for Gigascale Integration . IEEE Micro , 23 : 28 – 35 .
   Web of Science ®Google Scholar
• Murali , S . Meloni, P., Angiolini, F., Atienza, D., Carta, S., Benini, L., Micheli, G.D., and Raffo, L. (2006), ‘Designing Application-specific Networks on Chips with Floorplan Information’, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, 5–9 November, pp. 355–362
   Google Scholar
• Ogras , U . and Marculescu, R. (2005), ‘Application-specific Network-on-chip Architecture Customization via Long-range Link Insertion’, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, 6–10 November, pp. 246–253
   Google Scholar
• Papadimitriou , CH . 1981 . On the Complexity of Integer Programming . Journal of the ACM , 28 : 765 – 768 .
   Web of Science ®Google Scholar
• Park , B-II , Choi , H , Park , I-C and Kyung , C-M . (2000), ‘Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies’, in Proceedings of the International Conference on Computer Design, Austin, TX, 17–20 September, pp. 519–524
   Google Scholar
• Passerone , R . Rowson, J.A., and Sangiovanni-Vincentelli, A. (1998), ‘Automatic Synthesis of Interfaces between Incompatible Protocols’, in Proceedings of the 35th Design Automatic Conference, San Francisco, CA, 15–19 June, pp. 8–13
   Google Scholar
• Shelley & Associates . 1990 . SLM21602 LCD Data Book , West Palm Beach , FL : Author .
   Google Scholar
• Srinivasan , K , Chatha , KS and Konjevod , G . 2006a . Linear-programming Based Techniques for Synthesis of Network-on-chip Architectures . IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 14 : 407 – 420 .
   Web of Science ®Google Scholar
• Srinivasan , K . Chatha, K.S., and Konjevod, G. (2006b), ‘Application Specific Network-on-chip Design with Guaranteed Quality Approximation Algorithms’, in Proceedings of the ASPDAC, Yokohama, 23–26 January, pp. 184–190
   Google Scholar
• Vanbekbergen , P . Goossens G., and Lin, B. (1994), ‘Modeling and Synthesis of Timed Asynchronous Circuits’, in Proceedings of the European Design Automation Conference, Grenoble, France, 19–22 September, pp. 460–465
   Google Scholar
• Yakovlev , A . Lavagno, L., and Sangiovanni-Vincentelli, A. (1992), ‘A Unified Signal Transition Graph Model for Asynchronous Control Circuit Synthesis’, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, Santa Clara, CA, 8–12 November 1992, pp. 104–111
   Google Scholar