Application-specific coarse-grained reconfigurable array: architecture and design methodology

References

• Ansaloni, G., Bonzini, P., & Pozzi, L. (2011). EGRA: A coarse grained reconfigurable architectural template. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(6), 1062–1074. doi:10.1109/TVLSI.2010.2044667
   Web of Science ®Google Scholar
• Biswas, P., Banerjee, S., Dutt, N. D., Pozzi, L., & Ienne, P. (2006). ISEGEN: An iterative improvement-based ISE generation technique for fast customization of processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(7), 754–762. doi:10.1109/TVLSI.2006.878345
   Web of Science ®Google Scholar
• Brisk, P., Kaplan, A., & Sarrafzadeh, M. (2004, June 7–11). Area-efficient instruction set synthesis for reconfigurable system-on-chip designs. In The 41st annual design automation conference, San Diego, CA (pp. 395–400). New York, NY: ACM.
   Google Scholar
• Chalamalasetti, S. R., Purohit, S., Margala, M., & Vanderbauwhede, W. (2009, July). MORA – An architecture and programming model for a resource efficient coarse grained reconfigurable processor. In NASA/ESA conference on adaptive hardware and systems 2009, San Francisco, CA (pp. 389–396). IEEE Computer Society. doi:10.1109/AHS.2009.37
   Google Scholar
• Dorigo, M., Maniezzo, V., & Colorni, A. (1996). Ant system: Optimization by a colony of cooperating agents. IEEE Transactions on Systems, Man and Cybernetics, Part B (Cybernetics), 26(1), 29–41. doi:10.1109/3477.484436
   PubMed Web of Science ®Google Scholar
• Ebeling, C., Cronquist, D., & Franklin, P. (1997, July 14–16). Configurable computing: The catalyst for high-performance architectures. In IEEE international conference on application-specific systems, architectures and processors, Zurich (pp. 364–372). IEEE Computer Society. doi:10.1109/ASAP.1997.606841
   Google Scholar
• Fazlali, M., Fallah, M. K., Zolghadr, M., & Zakerolhosseini, A. (2009, March 16–18). A new datapath merging method for reconfigurable system. In The 5th international workshop on applied reconfigurable computing, Karlsruhe (pp. 157–168). Berlin Heidelberg: Springer.
   Google Scholar
• Goldstein, S. C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., & Taylor, R. R. (2000). Piperench: A reconfigurable architecture and compiler. IEEE Computer, 33(4), 70–77. doi:10.1109/2.839324
   Web of Science ®Google Scholar
• He, J. J., Liu, H. P., Wang, Z. F., Huang, X. M., & Zhang, K. (2012). High-speed low-power Viterbi decoder design for TCM decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(4), 755–759. doi:10.1109/TVLSI.2011.2111392
   Web of Science ®Google Scholar
• Lakshmi, B., & Dhar, A. S. (2013). VLSI architecture for parallel radix-4 CORDIC. IMicroprocessors and Microsystems, 37(1), 79–86. doi:10.1016/j.micpro.2012.12.001
   Web of Science ®Google Scholar
• Lee, H. Y., & Park, I. C. (2007). Balanced binary-tree decomposition for area-efficient pipelined FFT processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 54(4), 889–900. doi:10.1109/TCSI.2006.888764
   Web of Science ®Google Scholar
• Liang, C., & Huang, X. (2010). Mapping parallel FFT algorithm onto smart-cell coarse-grained reconfigurable architecture. IEICE Transactions on Electronics, E93-C(3), 407–415. doi:10.1587/transele.E93.C.407
   Web of Science ®Google Scholar
• Mei, B., Vernalde, S., Verkest, D., Man, H. D., & Lauwereins, R. (2003, September 1–3). ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In The 13th international conference on field programmable logic and application, Lisbon (pp. 61–70). Berlin Heidelberg: Springer.
   Google Scholar
• Oh, T., Egger, B., Park, H., & Mahlke, S. (2009, June 19–20). Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures. In ACM SIGPLAN/SIGBED 2009 conference on languages, compilers, and tools for embedded systems, Dublin (pp. 21–30). New York, NY: ACM. doi:10.1145/1543136.1542456
   Google Scholar
• Thomas, A., Ruckauer, M., & Becker, J. (2011, September 12–15). HoneyComb: A multi-grained dynamically reconfigurable runtime adaptive hardware architecture. In 2011 IEEE SOC conference, Hilton Santa Clara, CA (pp. 335–340). IEEE Computer Society. doi:10.1109/SOCC.2011.6085115
   Google Scholar
• Xiao, C., & Casseau, E. (2012). Exact custom instruction enumeration for extensible processors. INTEGRATION, the VLSI Journal, 45(3), 263–270. doi:10.1016/j.vlsi.2011.11.011
   Web of Science ®Google Scholar
• Zhou, L., Liu, D. P., Zhang, B. T., & Liu, H. Z. (2013, March 25–27). Ant colony optimization for application mapping in coarse-grained reconfigurable array. In The 9th international symposium on applied reconfigurable computing, ARC 2013, Los Angeles, CA (pp. 219). Berlin Heidelberg: Springer.
   Google Scholar