Enhanced ground bounce noise reduction in a low-leakage CMOS multiplier

References

• Abu-Khater, S., Bellaouar, A., & Elmasry, M. I. (1996). Circuit techniques for CMOS low power high-performance multipliers. IEEE Journal of Solid State Circuits, 31(10), 1535–1546. doi:10.1109/4.540066
   Web of Science ®Google Scholar
• Anuar, N., Takahashi, Y., & Sekine, T. (2010). 4×4-it array two phase clocked adiabatic static CMOS logic multiplier with new XOR. In 18th IEEE/IFIP VLSI system on chip conference (VLSI-SoC), Madrid (pp. 364–368). doi:10.1109/VLSISOC.2010.5642688
   Google Scholar
• Bazzazi, A., Mahini, A., & Jelini, J. (2012). Low power full adder using 8T structure. In Proceedings of the International multiconference of engineers and computer scientists, Chicago, IL (Vol. II).
   Google Scholar
• Bhanuprakash, R., Pattanaik, M., Rajput, S. S., & Mazumdar, K. (2009). Analysis and reduction of ground bounce noise and leakage current during mode transition of stacking power gating logic circuits. In IEEE region 10 conference TENCON, Singapore (pp. 1–6). doi:10.1109/TENCON.2009.5395850
   Google Scholar
• Chang, Y.-S., Gupta, S. K., & Breuer, M. A. (1997). Analysis of ground bounce in deep sub-micron circuits. In 15th IEEE VLSI test symposium, Monterey, CA (pp. 110–116). doi:10.1109/VTEST.1997.599458
   Google Scholar
• He, K., Luo, R., & Wang, Y. (2007). A power gating scheme for ground bounce reduction during mode transition. In 25th international conference on computer design (ICCD), Lake Tahoe, CA (pp. 388–394). doi:10.1109/ICCD.2007.4601929
   Google Scholar
• Heydari, P., & Pedram, M. (2003). Ground bounce in digital VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(2), 180–193. doi:10.1109/TVLSI.2003.810785
   Web of Science ®Google Scholar
• Hong, S., Kim, S., & Stark, W. E. (2002). Low-power application-specific parallel array multiplier design for DSP applications. VLSI Design Taylor & Francis, 14(3), 287–298. doi:10.1080/10655140290011087
   Google Scholar
• Kawasaki, K.-I., Shiota, T., Nakayama, K., & Inoue, A. (2009). A sub-μs wake-up time power gating technique with bypass power line for rush current support. IEEE Journal of Solid-State Circuits, 44(4), 1178–1183. doi:10.1109/JSSC.2009.2014201
   Web of Science ®Google Scholar
• Kim, S., Choi, C. J., Jeong, D.-K., Kosonocky, S. V., & Park, S. B. (2008). Reducing ground-bounce noise and stabilizing the data-retention voltage of power-gating structures. IEEE Transactions on Electron Devices, 55(1), 197–205. doi:10.1109/TED.2007.911067
   Web of Science ®Google Scholar
• Kudithipudi, D., & John, E. (2005). Implementation of low power digital multipliers using 10 transistor adder blocks. Journal of Low Power Electronics, 1, 286–296. doi:10.1166/jolpe.2005.046
   Google Scholar
• Kumar, R., & Kursun, V. (2006). Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(10), 1078–1082. doi:10.1109/TCSII.2006.882218
   Web of Science ®Google Scholar
• Liao, M. J., Su, C. F., Chang, C. Y., & Wu, A. C. H. (2002). A carry-select-adder optimization technique for high-performance booth-encoded Wallace-tree multipliers. IEEE International Symposium on Circuits and Systems ISCAS, 1, I-81-I-84.
   Google Scholar
• Ma, G.-K., & Taylor, F. J. (1990). Multiplier policies for digital signal processing. IEEE ASSP Magazine, 7(1), 6–20. doi:10.1109/53.45968
   Google Scholar
• Manisha Pattanaik, M. V., Varaprasad, D. L., & Khan, F. R. 2010. Ground bounce noise reduction of low leakage 1-bit nano-CMOS based full adder cells for mobile applications. In International conference on electronic devices, systems and applications (ICEDSA), Kuala Lumpur (pp. 31–36). doi:10.1109/ICEDSA.2010.5503106
   Google Scholar
• Park, J. C., & Mooney III, V. J. (2006). Sleepy stack leakage reduction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(11), 1250–1263. doi:10.1109/TVLSI.2006.886398
   Web of Science ®Google Scholar
• Pattanaik, M., Agnihotri, S., Varaprashad, M. V. D. L., & Arasu, T. A. 2010. Enhanced ground bounce noise reduction in a low leakage 90nm 1-volt CMOS full adder cell. In International symposium on electronic system design (ISED), Bhubaneswar (pp. 175–180). doi:10.1109/ISED.2010.41
   Google Scholar
• Pekmestzi, K. Z. (1999). Multiplexer-based array multipliers. IEEE Transactions on Computers, 48(1), 15–23. doi:10.1109/12.743408
   Web of Science ®Google Scholar
• Rabaey, J. M., Chandrakasan, A., & Nikolic, B. (Eds.). (2003). Digital integrated circuits. Prentice Hall Electronics and VLSI Series. Upper Saddle River, NJ: Pearson Education.
   Google Scholar
• Roy, K., Mukhopadhyay, S., & Mahmoodi-Meimand, H. (2003). Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 91(2), 305–327. doi:10.1109/JPROC.2002.808156
   Web of Science ®Google Scholar
• Sakuta, T., Lee, W., & Balsara, P. T. (1995). Delay balanced multipliers for low power/low voltage DSP core. In IEEE symposium on low power electronics, San Jose, CA (pp. 36–37). doi:10.1109/LPE.1995.482454
   Google Scholar
• Saxena, C., Pattanaik, M., & Tiwari, R. K. 2012. Enhanced power gating schemes for low leakage low ground bounce noise in deep submicron circuits. In International conference on devices, circuits and systems (ICDCS), Coimbatore (pp. 239–243). doi:10.1109/ICDCSyst.2012.6188736
   Google Scholar
• Varaprasad, M. V. D. L., Bapna, R., & Pattanaik, M. 2010. Performance analysis of low leakage 1-bit nano-CMOS based full adder cells for mobile applications. In International conference on VLSI design and communication systems, Chennai (pp. 233–238).
   Google Scholar
• West, N., & Eshragian, K. (1993). Principles of CMOS VLSI design: A system perspective. Boston, MA: Addison-Wesley Longman.
   Google Scholar
• Weste, N. H. E., Harris, D., & Banerjee, A. (2011). CMOS VLSI design: A circuit and system perspective (3rd ed.). Noida: Dorling Kindersley India. Pearson Education.
   Google Scholar
• Zimmermann, R., & Fichtner, W. (1997). Low-power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-State Circuits, 32(7), 1079–1090. doi:10.1109/4.597298
   Web of Science ®Google Scholar