References
- Al-Araji, S. R., Hussain, Z. M., & Al-Qutayri, M. A. (2006). Digital phase lock loops: Architectures and applications. Dordrecht: Kluwer Academic (Springer).
- Fradkov, A. L., & Evans, R. E. (2002). Control of chaos: Survey 1997–2000. Proceedings of the 15th IFAC World Congress, Barcelona.
- Gabel, R. A., & Roberts, R. A. (1987). Signals and linear systems (3rd ed.). New York, NY: John Wiley and Sons (SEA).
- Kuo, B. C. (1963). Analysis and synthesis of sampled data control systems. Englewood Cliffs, NJ: Prentice Hall, chs. (6, 11).
- Lindsey, W., & Chie, C. M. (1981, April). A survey of digital phase locked loops. Proceedings of the IEEE, 69, 410–431. doi:10.1109/PROC.1981.11986
- Osborne, H. C. (1979, February). Theory of digital phase locked loop for suppressed carrier recovery ( PhD Dissertation). Faculty of Graduate School, University Of Southern California, pp. 232–239.
- Osborne, H. C. (1980, August). Stability analysis of an Nth power digital phase-locked loop—Part I: First-order DPLL. IEEE Transactions on Communications, 28(8), 1343–1354. doi:10.1109/TCOM.1980.1094771
- Weinberg, A., & Liu, B. (1974, February). Discrete time analyses of nonuniform sampling first- and second-order digital phase lock loops. IEEE Transactions on Communications, 22, 123–137. doi:10.1109/TCOM.1974.1092168