Mixed logic style adder circuit designed and fabricated using SOI substrate for irradiation-hardened experiment

References

• Agarwala, N. (2014). High speed CPL adder for digital biquad filter design. International Journal of Engineering Research and General Science, 2(5), 18–25.
   Google Scholar
• Aguirre-Hernandez, M., & Linares-Aranda, M. (2011). CMOS full-adders for energy-efficient arithmetic applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(4), 718–721. doi:10.1109/TVLSI.2009.2038166
   Web of Science ®Google Scholar
• Auberton-Herve, A. J. (1996, December 8-11). SOI: Materials to systems. In International electron devices meeting, IEDM ‘96 (Vol. 11 (1), pp. 3–10).
   Google Scholar
• Babu, B., Basheer, J. M., & Abdeen, A. M. (2015). Power optimized multiplexer based 1 bit full adder cell using 0.18 µm CMOS technology. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 5(1), 29–35.
   Google Scholar
• Brady, F. T., Scott, T., Brown, R., Damato, J., & Haddad, N. F. (1994). Fully-depleted submicron SOI for radiation hardened applications. IEEE Transactions on Nuclear Science, 41(6), 2304–2309. doi:10.1109/23.340580
   Web of Science ®Google Scholar
• Celler, G. K., & Cristoloveanu, S. (2003). Frontiers of silicon-on-insulator. Journal of Applied Physics, 93(9), 4955–4978. doi:10.1063/1.1558223
   Web of Science ®Google Scholar
• Channegowda, C., & Aswatha, A. R. (2013). Low-power 1-bit full-adder cell using modified pass transistor logic. (IJCSIT) International Journal of Computer Science and Information Technologies, 4(3), 489–491.
   Google Scholar
• Chen, F. T., Chen, W.-S., Tsai, M.-J., & Ku, T.-K. (2014). Sidewall profile engineering for the reduction of cut exposures in self-aligned pitch division patterning. Journal of Micro/Nanolithography, MEMS, and MOEMS, 13(1), 1–4. doi:10.1117/1.JMM.13.1.011008
   Web of Science ®Google Scholar
• Goel, S., Gollamudi, S., Kumar, A., & Bayoumi, M. (2004). On the design of low energy hybrid CMOS 1-bit full adder cells. Proceedings of the Midwest symposium of circuits and system, 2, II-209–II-212.
   Google Scholar
• Ishibashi, K., Sugii, N., Usami, K., Amano, H., Kobayashi, K., Pham, C.-K., … Manzawa, Y. (2014, April 14–16). A perpetuum mobile 32 bit CPU with 13.4 pJ/cycle, 0.14 µA sleep current using reverse body bias assisted 65 nm SOTB CMOS technology. Proceedings of the COOL Chips XVII, Yokohama, Kanagawa.
   Google Scholar
• Iyer, S. S. K., Lu, X., Liu, J., Min, J., Fan, Z., Chu, K., … Cheung, N. W. (1997). Separation by plasma implantation of oxygen (SPIMOX) operational phase space. IEEE Transactions on Plasma Science, 25(5), 1128–1135. doi:10.1109/27.649635
   Web of Science ®Google Scholar
• Jaura, N., Sidhu, B. S., & Gill, N. (2014). Optimization of low power adder cells using 180 nm TG technology. International Journal of Advanced Technology in Engineering and Science, 2(10), 43–53.
   Google Scholar
• Kaur, G., Kumar, A., & Singh, J. (2014). Design of high speed full adder using improved differential split logic technique for 130 nm technology and its implementation in making ALU. International Journal of Computer Applications, 96(18), 40–47. doi:10.5120/16898-6952
   Google Scholar
• Khedhiri, C., Karmani, M., Hamdi, B., Man, K. L., Yang, Y., & Cheng, L. (2012, March 14–16). A self-checking CMOS full adder in double pass transistor logic. In Proceedings of the international multi conference of engineering and computer scientists (Vol. 2 (1), pp. 1–4). Hong Kong.
   Google Scholar
• Kittl, J. A., & Hong, Q. Z. (1998). Self-aligned Ti and Co silicides for high performance sub-0.18 μm CMOS technologies. Thin Solid Films, 320(1), 110–121. doi:10.1016/S0040-6090(97)01069-9
   Web of Science ®Google Scholar
• Kochiyama, M., Sega, T., Hara, K., Arai, Y., Miyoshi, T., Ikegami, Y., … Okihara, M. (2011). Radiation effects in silicon-on-insulator transistors with back-gate control method fabricated with OKI Semiconductor 0.20μm FD-SOI technology. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 636(1), S62–S67. doi:10.1016/j.nima.2010.04.086
   Google Scholar
• Kumar, K. R., Narsimulu, P., Kumar, A. S., & Raju, M. (2014). A novel 3 transistor XOR gate based full adder design for VLSI applications. In International conference on recent advances in communication, VLSI & embedded systems (Vols 2394–4544, pp. 67–70).
   Google Scholar
• Kumar, P., & Yadav, P. (2014). Design and analysis of GDI based full adder circuit for low power applications. International Journal of Engineering Research and Applications, 4(3), 462–465.
   Google Scholar
• Makiyama, H., Yamamoto, Y., Shinohara, H., Iwamatsu, T., Oda, H., Sugii, N., … Yamaguchi, Y. (2014). Speed enhancement at Vdd = 0.4V and random τpd variability reduction and analysis of τpd variability of silicon on thin buried oxide circuits. Japanese Journal of Applications Physical, 53(4S), 04EC07. doi:10.7567/JJAP.53.04EC07
   Google Scholar
• Manisha, & Archana. (2014). A comparative study of full adder using static CMOS logic style. IJRET: International Journal of Research in Engineering and Technology, 3(6), 489–494. doi:10.15623/ijret.2014.0306092
   Google Scholar
• Miyoshi, T., Arai, Y., Hirose, M., Ichimiya, R., Ikemoto, Y., Kohriki, T., … Unno, Y. (2011). Performance study of SOI monolithic pixel detectors for X-ray application. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 636(1), S237–S241. doi:10.1016/j.nima.2010.04.117
   Google Scholar
• Mizutani, T., Yamamoto, Y., Makiyama, H., Tsunomura, T., Iwamatsu, T., Oda, H., … Hiramoto, T. (2012, June 10–11). Reduced drain current variability in fully depleted silicon-on-thin-BOX (SOTB) MOSFETs. Proceedings of the 2012 IEEE Silicon Nanoelectronics Workshop, 112, 1–2.
   Google Scholar
• Morgenshtein, A., Fish, A., & Wagner, I. A. (2002). Gate-diffusion input (GDI): A power efficient method for digital combinatorial circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(5), 566–581. doi:10.1109/TVLSI.2002.801578
   Web of Science ®Google Scholar
• Nagatomi, H., Le, D.-H., Pham, C.-K., Sugii, N., Kamohara, S., Iwamatsu, T., & Ishibashi, K. (2013, November 15–16). A 4 pA/gate sleep current 65 nm SOTB logic gates using on-chip VBB generator for energy harvesting sensor network systems. Proceedings of the 2013 International Conference on Integrated Circuits, Design, and Verification (ICDV 2013), Ho Chi Minh City, Vietnam.
   Google Scholar
• Parameswar, A., Hara, H., & Sakurai, T. (1996). A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications. IEEE Journal of Solid-State Circuits, 31(6), 804–809. doi:10.1109/4.509866
   Web of Science ®Google Scholar
• Saraswat, K. (2005 April 28). Polycides, salicides and metals gats. Presentation of Stanford University, Stanford, CA.
   Google Scholar
• Schwank, J. R., Ferlet-Cavrois, V., Shaneyfelt, M. R., Paillet, P., & Dodd, P. E. (2003). Radiation effects in SOI technologies. IEEE, Transactions on Nuclear Sciences, 50(3), 522–538. doi:10.1109/TNS.2003.812930
   Web of Science ®Google Scholar
• Sengupta, D., & Saleh, R. (2007). Generalized power-delay metrics in deep submicron CMOS designs. IEEE Transaction on CAD of ICs and Systems, 26(1), 183–189. doi:10.1109/TCAD.2006.883926
   Web of Science ®Google Scholar
• Shams, A., & Bayoumi, M. (1999). Performance evaluation of 1 bit CMOS adder cells. Proceedings of the IEEE international symposium on circuits & systems, 1, 27–30.
   Google Scholar
• Shams, A. M., Darwish, T. K., & Bayoumi, M. (2002). Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(1), 20–29. doi:10.1109/92.988727
   Web of Science ®Google Scholar
• Sharifi, F., Moaiyeri, M. H., & Navi, K. (2015). A novel quaternary full adder cell based on nanotechnology. International Journal of Modern Education and Computer Science, 7(3), 19–25. doi:10.5815/ijmecs
   Google Scholar
• Sharma, A. T., & Rajesh, B. (2014). Full adder design analysis for different logic styles on 45 nm channel length. International Journal of Advanced Technology & Engineering Research (IJATER), 1(1), 95–99.
   Google Scholar
• Sugii, N., Yamamoto, Y., Makiyama, H., Yamashita, T., Oda, H., Kamohara, S., … Hiramoto, T. (2014). Ultralow-power SOTB CMOS technology operating down to 0.4 V. Journal of Low Power Electronics and Applications, 4(2), 65–76. doi:10.3390/jlpea4020065
   Google Scholar
• Varma, P. D., & Reddy, R. R. (2013). A novel 1-bit full adder design using DCVSL XOR/XNOR gate and pass transistor multiplexers. International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2(4), 142–146.
   Google Scholar
• Vitale, S. A., Wyatt, P. W., Checka, N., Kedzierski, J., & Keast, C. L. (2010). FD-SOI process technology for subthreshold-operation ultralow-power electronics. Proceedings of the IEEE, 98(2), 333–342. doi:10.1109/JPROC.2009.2034476
   Web of Science ®Google Scholar
• Wairya, S., Nagaria, R. K., & Tiwari, S. (2012). Comparative performance analysis of XOR-XNOR function based high speed CMOS full adder circuits for low voltage VLSI design. International Journal of VLSI Design & Communication Systems (VLSICS), 3(2), 221–242. doi:10.5121/vlsic.2012.3219
   Google Scholar
• Wairya, S., Nagaria, R. K., & Tiwari, S. (2011). New design methodologies for high-speed mixed-mode cmos full adder circuits. International Journal of VLSI Design & Communication Systems (VLSICS), 2(2), 78–98.
   Google Scholar
• Yamamoto, Y., Makiyama, H., Shinohara, H., Iwamatsu, T., Oda, H., Kamohara, S., … Hiramoto, T. (2013, June 11–13). Ultralow-voltage operation of silicon-on-thin-BOX (SOTB) 2 Mbit SRAM down to 0.37 V utilizing adaptive back bias. Digest of technical papers-symposium on VLSI technology, 114, T212–T213.
   Google Scholar