Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications

References

• Aguirre-Hernandez, M., & Linares-Aranda, M. (2011). CMOS full-adders for energy-efficient arithmetic applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(4), 718–721.
   Web of Science ®Google Scholar
• Tirumalasetty, V. R., Balakrishna, P., Suman, M. C., Prasad, N., Prathyusha, K., & Suman, M. (2014). Low static power consumption and high performance 16-bit ripple carry adder implementation by using BBL-PT logic style. International Journal of Applied Engineering Research, 9(23), 22727–22741.
   Google Scholar
• Bhattacharyya, P., Kundu, B., Ghosh, S., Kumar, V., & Dandapat, A. (2015). Performance analysis of a low-power high-speed hybrid 1-bit Full adder circuit. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(10), 2001–2008.
   Web of Science ®Google Scholar
• Chang, C. H., Gu, J. M., & Zhang, M. (2005). A review of 0.18-μm full adder performances for tree structured arithmetic circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(6), 686–695.
   Web of Science ®Google Scholar
• Chen, F., & Sun, Y. (2017). FPGA-based elastic in-circuit debugging for complex digital logic design. International Journal of Autonomous and Adaptive Communications Systems, 10(3), 303–319.
   Google Scholar
• Chen, F. L., Ye, H. P., Yang, J., Zhu, J. R., Qi, X. M., & Zhou, W. (2015). A methodology on component-based modeling and effectiveness verification for complex digital logic components. International Journal of Electrical Engineering, 22(4), 113–125.
   Google Scholar
• Goel., S., Kumar, A., & Bayoumi, M. A. (2006). Design of robust, energy –Efficient full adders for deep sub micrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12), 1309–1321.
   Web of Science ®Google Scholar
• Hassoune, I., Flandre, D., O’Connor, I., & Legat, J.-D. (2010). ULPFA: A new efficient design of a power-aware full adder. IEEE Transactions on Circuits and Systems-I: Regular Papers, 57(8), 2066–2074.
   Web of Science ®Google Scholar
• Jiang, Y., Al-Sheraidah, A., Wang, Y., Sha, E., & Chung, J.-G. (2004). A novel multiplexer based low-power full adder. IEEE Transactions on Circuits and Systems II: Express Briefs, 51(7), 345–348.
   Web of Science ®Google Scholar
• Kang, S., & Leblebici, Y. (2003). CMOS digital integrated circuits - analysis and design. New York, NY: McGraw-Hill.
   Google Scholar
• Moaiyeri, M. H., Mirzaee, R. F., Navi, K., Nikoubin, T., & Kavehei, O. (2010). Novel direct designs for 3-input XOR function for low-power and high-speed applications. International Journal of Electronics, 97(6), 647–662.
   Web of Science ®Google Scholar
• Nagateja, T., Rao, T. V., & Srinivasulu, A., (2015, August 20–21). Low voltage, high speed Finfet based 1-bit BBL-PT full adders.”Proceedings of 4th IEEE International Conference on Communication and Signal Processing-ICCSP’15, Tamil Nadu.
   Google Scholar
• Navi, K., Foroutan, V., Rahimi Azghadi, M., Maeen, M., Ebrahimpour, M., Kaveh, M., & Kavehei, O. (2009). A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter. Microelectronics Journal, 40(10), 1441–1448.
   Web of Science ®Google Scholar
• Navi, K., Maeen, M., Foroutan, V., Timarchi, S., & Kavehei, O. (2009). A novel low-power, full-adder cell for low voltage. Integration, 42(4), 457–467.
   Web of Science ®Google Scholar
• Rabey, J. M., Chandrakasan, A., & Nikolic, B. (2011). Digital integrated circuits, A design perspective. New Delhi, India: Prentice Hall.
   Google Scholar
• Rao, T. V., & Srinivasulu,A. (2013). 16-BIT RCA implementation using current sink restorer structure. International Journal of Design, Analysis and Tools for Integrated Circuits and Systems, 4(1), 9–14.
   Google Scholar
• Saha, A., Pal, D., & Chandra, M. (2017). Benchmarking of DPL-based 8b × 8b novel wave-pipelined multiplier. International Journal of Electronics Letters, 5(1), 115–128.
   Google Scholar
• Shubin, V. V. (2011). New CMOS circuit implementation of a one-bit full-adder cell. Russian Microelectronics, 40(2), 119–127.
   Google Scholar
• Tung, C.-K., Hung, Y.-C., Shieh, S.-H., & Huang, G.-S. (2007). A low-power high-speed hybrid CMOS full adder for embedded system. IEEE Conference on Design and Diagnostics of Electronic Circuits and Systems, 15(5), 1–4.
   Google Scholar
• Venkata Rao, T., & Srinivasulu, A. (2012). Modified level restorers using current sink and current source inverter structures for BBL-PT full adder. Radioengineering, 21(4), 1279–1286.
   Web of Science ®Google Scholar
• Vesterbacka, M., (1999). A 14-transistor CMOS full adder with full voltage swing nodes. Proceeding of IEEE Workshop on Signal Processing Systems (SiPS) (pp. 713–722). Taipei, Taiwan.
   Google Scholar
• Zimmermann, R., & Fichtner, W. (1997). Low-power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-State Circuits, 32(7), 1079–1090.
   Web of Science ®Google Scholar