A 25-GS/s 6-bit time-interleaved SAR ADC with design-for-test memory in 40-nm low-leakage CMOS

References

• Cai, H., & Cai, N. (2014). A low-power, fast-settling reference circuit for high-speed high-resolution ADC. Journal of Electronics, 101(4), 492–499.
   Web of Science ®Google Scholar
• Duan, Y., & Alon, E. (2014). A 12.8 GS/s time-interleaved ADC with 25 GHz effective resolution bandwidth and 4.6 ENOB. IEEE Journal of Solid-State Circuits, 49(8), 1–14.
   Web of Science ®Google Scholar
• Greshishchev, Y. M., Aguirre, J., Besson, M., Gibbins, R., Falt, C., Flemke, P., & Wang, S.-C. (2010). A 40GS/s 6b ADC in 65nm CMOSs. IEEE international solid-state circuits conference (ISSCC), San Francisco, CA. (pp. 390–391).
   Google Scholar
• Hsu, -C.-C., Huang, F.-C., Shih, C.-Y., Huang, -C.-C., Lin, Y.-H., Lee, C.-C., & Razavi, B. (2007). An 11b 800MS/s time-interleaved ADC with digital background calibration. IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA. (pp. 464–465).
   Google Scholar
• Huang, -C.-C., Wang, C.-Y., & Wu, J.-T. (2011). A CMOS 6-bit 16-GS/s time-interleaved ADC using digital background calibration techniques. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 46(4), 848–858.
   Google Scholar
• Jiang, T., Liu, W., Zhong, F. Y., Zhong, C., Hu, K., & Chiang, P. Y. (2012). A single-channel, 1.25-GS/s, 6-bit, 6.08-mW asynchronous successive-approximation ADC with improved feedback delay in 40-nm CMOS. IEEE Journal of Solid-State Circuits, 47(10), 2444–2453.
   Web of Science ®Google Scholar
• Jun, C., Cui, D., Nazemi, A., He, T., Li, G., Catli, B., & Momtaz, A. (2017). A transmitter and receiver for 100Gb/s coherent networks with integrated 4×64GS/s 8b ADCs and DACs in 20nm CMOS. IEEE International Solid-State Circuits Conference (ISSCC) San Francisco, CA. (pp. 484–485).
   Google Scholar
• Kull, L., Toifl, T., Schmatz, M., Francese, P. A., Menolfi, C., Braendli, M., & Leblebici, Y. (2014). A 90GS/s 8b 667mW 64 interleaved SAR ADC in 32nm digital SOI CMOS. IEEE International Solid-State Circuits Conference (ISSCC) , San Francisco, CA. (pp. 378–379).
   Google Scholar
• Kull, L., Toifl, T., Schmatz, M., Francese, P. A., Menolfi, C., Brandli, M., & Leblebici, Y. (2013). A 3.1 mW 8b 1.2 GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS. IEEE Journal of Solid-State Circuits, 48(12), 3049–3058.
   Web of Science ®Google Scholar
• Li, D., Zhu, Z., Ding, R., Liu, M., Yang, Y., & Sun, N. (2018a). A 10-bit 600-MS/s time-interleaved SAR ADC with interpolation-based timing skew calibration. IEEE transactions on circuits and systemsII: Express briefs, early access (pp. 1–5).
   Google Scholar
• Li, D., Zhu, Z., Ding, R., & Yang, Y. (2018b). A 1.4-mW 10-bit 150-MS/s SAR ADC with nonbinary split capacitive DAC in 65nm CMOS. IEEE transactions on circuits and systems II: Express briefs, early access (pp. 1–5).
   Google Scholar
• Louwsma, S. M., van Tuijl, J. M., Vertregt, M., & Nauta, B. (2008). A 1.35 GS/s, 10 b, 175 mW time-interleaved AD converter in 0.13m CMOS. IEEE Journal of Solid-State Circuits, 43(4), 778–786.
   Web of Science ®Google Scholar
• Poulton, K., Neff, R., Setterberg, B., Wuppermann, B., Kopley, T., Jewett, R., & Montijo, A. (2003). A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 m CMOS. IEEE international solid-state circuits conference (ISSCC), San Francisco, CA. (pp. 318–319).
   Google Scholar
• Radulov, G. I., Quinn, P. J., & van Roermund, A. H. M. (2015). A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC with signal-independent delta-I noise DfT scheme. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(1), 44–53.
   Web of Science ®Google Scholar
• Roy, K., Mukhopadhyay, S., & Mahmoodi-Meimand, H. (2003). Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 91(2), 305–327.
   Web of Science ®Google Scholar
• Schinkel, D., Mensink, E., Klumerink, E., & Van Tuijl, E. (2007). A double-tail latch-type voltage sense amplifier with 18ps setup+hold time. IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA. (pp. 314–315).
   Google Scholar
• Sun, J., & Wu, J. (2018). A 12-bit 250 MS/s pipeline ADC with 78 dB SFDR in 0.13-μm CMOS. International Journal of Electronics, 7(105), 1248–1260.
   Google Scholar
• Tong, X., & Sun, T. (2017). A programmable multi-output technique in LDO regulator for multi-reference SAR ADC application. International Journal of Electronics, 104(5), 528–538.
   Google Scholar
• Vamvakos, S. D., Gauthier, C. R., Rao, C., Wang, A., Canagasaby, K. R., Abugharbieh, K., & Cao, Y. (2014). A 2.488–11.2 Gb/s SerDes in 40 nm low-leakage CMOS with multi-protocol compatibility for FPGA applications. Analog Integrated Circuit and Signal Processing, 78(2), 259–273.
   Web of Science ®Google Scholar
• Yang, X., & Liu, J. (2014). A 10 GS/s 6 b time-interleaved partially active flash ADC. IEEE Transactions on Circuits and systemsI: Regular Papers, 61(8), 2272–2280.
   Web of Science ®Google Scholar
• Zhu, S., Xu, B., Wu, B., Soppimath, K., & Chiu, Y. (2016). A skew-free 10GS/s 6bit CMOS ADC with compact time-domain signal folding and inherent DEM. IEEE Journal of Solid-State Circuits, 51(8), 1785–1796.
   Web of Science ®Google Scholar