272
Views
3
CrossRef citations to date
0
Altmetric
Research Article

600-V shielded trench split-gate VDMOS improving the figure of merit

, ORCID Icon &
Pages 1083-1097 | Received 18 May 2019, Accepted 28 Oct 2019, Published online: 20 Nov 2019

References

  • Baliga, B. J. (2008). Power MOSFETs. Fundamentals of power semiconductor devices (1st ed., pp. 327–436). New York, NY: Springer.
  • Chen, W., Zhang, B., & Li, Z. (2007). Optimization of the VDMOSFET structure with reduced gate charge. Semiconductor Science and Technology, 22, 1033–1038.
  • Chen, X., Wang, Z. G., Wang, X., & Kuo, J. B. (2018). Closed-form breakdown voltage/specific on-resistance model using charge superposition technique for vertical power double-diffused metal-oxide-semiconductor device with high-k insulator. Chinese Physics B, 27, 048502.
  • Chien, F. T., Li, T. C., Lai, P. H., Liao, C. N., & Tsai, Y. T. (2010). High voltage power MOSFET with reduced JFET area design. 2nd IEEE international symposium on power electronics for distributed generation systems (pp. 526–529). Hefei, China.
  • Deng, S. L., Hossain, Z., & Taniguchi, T. (2017). Detailed study on dynamic characteristics of a high-performance SGT-MOSFET with under-the-trench floating P-Pillar. IEEE Transactions on Electron Devices, 64, 735–740.
  • Duan, B., Yang, X., Lv, J., & Yang, Y. (2018). Novel SiC/Si heterojunction power MOSFET with breakdown point transfer terminal technology by TCAD simulation study. IEEE Transactions on Electron Devices, 65, 3388–3393.
  • Galadi, A., Morancho, F., & Hassani, M. M. (2010). Breakdown voltage and on-resistance considerations in the floating islands metal-oxide semiconductor field-effect transistor. International Journal of Electronics, 97, 241–247.
  • Guan, L. P., Bobde, M., Padmanabhan, K., Yilmaz, H., Bhalla, A., Zhang, L., & Li, W. (2015). A novel trench shielded MOSFET with buried field ring for tunable switching and improved ruggedness. Proc. 27th ISPSD (pp. 401–404). HongKong, China.
  • Kobayashi, K., Nishiguchi, T., Katoh, S., Kawano, T., & Kawaguchi, Y. (2015, May). 100 V class multiple stepped oxide field plate trench MOSFET (MSO-FP-MOSFET) aimed to ultimate structure realization. Proc. 27th ISPSD (pp. 141–144). Hong Kong, China.
  • Liang, Y. C., Gan, K. P., & Samudra, G. S. (2001). Oxide-bypassed VDMOS (OBVDMOS): An alternative to superjunction high voltage MOS power devices. IEEE Electron Devices Letters, 22, 407–409.
  • Liao, C. N., Chien, F. T., Chen, C. W., Cheng, C. H., & Tsai, Y. T. (2008). High performance power VDMOSFETs with a split-gate floating np-well design. Semiconductor Science and Technology, 23, 122001–122005.
  • Lorenz, L., Deboy, G., Knapp, A., & März, M. (1999, May). COOLMOSTM – A new milestone in high voltage power MOS. Proc. of the 11th Int. Symp. on Power Semiconductor Devices and ICs (ISPSD’99) (pp. 3–10). Toronto, Ont., Canada.
  • Park, C., Azam, M., Dengel, G., Shibib, A., & Terrill, K. (2019, May). A new 200V dual trench MOSFET with stepped oxide for ultra low RDS(on). Proc. 31th ISPSD (pp. 95–98). Shanghai, China.
  • Ren, M., Chen, Z., Niu, B., Cao, X., Li, S., Li, Z., & Zhang, B. (2016). A low miller capacitance VDMOS with shield gate and oxide trench. IEEE Int. Nanoelectronics Conference (pp. 1–2). Chengdu, China.
  • Saito, W., Omura, I., Aida, S., Koduki, S., Izumisawa, M., & Ogura, T. (2003). Semisuperjunction MOSFETs: New design concept for lower on-resistance and softer reverse-recovery body diode. IEEE Transactions on Electron Devices, 50, 1801–1806.
  • Saito, W., Omura, I., Aida, S., Koduki, S., Izumisawa, M., Yoshioka, H., & Ogura, T. (2006, June). A 15.5mΩ·cm2–680V superjunction MOSFET reduced on-resistance by lateral pitch narrowing. Proc. 18th ISPSD (pp. 293–296). Naples, Italy.
  • Sakai, T., & Murakami, N. (1989). A new VDMOSFET structure with reduced reverse transfer capacitance. IEEE Transactions on Electron Devices, 36, 1381–1386.
  • Sakakibara, J., Noda, Y., Shibata, T., Nogami, S., Yamaoka, T., & Yamaguchi, H., (2008, May). 600V-class super junction MOSFET with high aspect ratio P/N columns structure. Proc. 20th ISPSD (pp. 299–302). Orlando, FL, USA.
  • Saxena, R. S., & Kumar, M. J. (2012). Polysilicon spacer gate technique to reduce gate charge of a trench power MOSFER. IEEE Transactions on Electron Devices, 59, 738–743.
  • Shimada, Y., Kato, K., Ikeda, S., & Yoshida, H. (1982). Low input capacitance and low loss VD-MOSFET rectifier element. IEEE Transactions on Electron Devices, 29, 1332–1334.
  • Wang, C., & Sun, C. (2011). A new shallow trench and planar gate MOSFET structure based on VDMOS technology. Journal of Semiconductor, 32, 024007.
  • Xu, S., Ren, C., Liang, Y. C., Foo, P., & Sin, J. K. O. (2001). Theoretical analysis and experimental characterization of the dummy-gated VDMOSFET. IEEE Transactions on Electron Devices, 48, 2168–2176.
  • Zeng, J., Darwish, M. N., Pu, K., & Su, S. (2016). U.S. Patent No.: US9,461,127 B2. San Jose, CA: U.S. Paten and Trademark Office.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.