A unified reconfigurable CORDIC processor for floating-point arithmetic

References

• Aggarwal, S., & Meher, P. K. (2014, June 1–5). Reconfigurable CORDIC architectures for multi-mode and multi-trajectory operations. IEEE International Symposium on Circuits & Systems, Melbourne VIC, Australia.
   Google Scholar
• Aggarwal, S., Meher, P. K., & Khare, K. (2016). Concept, Design, and Implementation of Reconfigurable CORDIC. IEEE Transactions on Very Large Scale Integration Systems, 24(4), 1588–1592.
   Google Scholar
• Cavallaro, J. R., & Luk, F. T. (1987, 18–21 May). CORDIC arithmetic for an SVD processor. IEEE 8th Symposium on Computer Arithmetic Como, Italy, Italy.
   Google Scholar
• Juang, T.-B., Hsiao, S.-F., & Tsai, M.-Y. (2004). Para-CORDIC: Parallel CORDIC rotation algorithm. IEEE Transactions on Circuits Systems I: Regular Papers, 51(8), 1515–1524.
   Web of Science ®Google Scholar
• Kameyama, M., Amada, T., & Higuchi, T. (1992, 30 May-1 June). Highly parallel collision detection processor for intelligent robots. Symposium on Vlsi Circuits, Oiso, Japan, Japan.
   Google Scholar
• Lang, T. S., & Antelo, E. (2005). High-throughput CORDIC-based geometry operations for 3D computer graphics. IEEE Transactions on Computers, 54(3), 347–361.
   Web of Science ®Google Scholar
• Lei, Y., Yong, D., Song, G., & Jie, Z. (2011, September 26–27). FPGA implementation of variable-precision floating-point arithmetic. Advanced Parallel Processing Technologies - 9th International Symposium, APPT, Berlin, Heidelberg.
   Google Scholar
• Li, B., Fang, L., Xie, Y., Chen, H., & Chen, L. (2017, December 11–13). A unified reconfigurable floating-point arithmetic architecture based on CORDIC algorithm. 2017 International Conference on Field Programmable Technology (ICFPT), Melbourne, VIC, Australia.
   Google Scholar
• Lightbody, G., Woods, R., & Walke, R. (2003). Design of a parameterizable silicon intellectual property core for QR-based RLS filtering. IEEE Transactions on Very Large Scale Integration Systems, 11(4), 659–678.
   Google Scholar
• Mack, J., Bellestri, S., & Llamocca, D. (2015, December 7–9). Floating point CORDIC-based architecture for powering computation. International Conference on ReConFigurable Computing and FPGAs Mexico City, Mexico.
   Google Scholar
• Meher, P. K., Valls, J., Juang, T. B., Sridharan, K., & Maharatna, K. (2009). 50 years of CORDIC: Algorithms, architectures, and applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 56(9), 1893–1907.
   Web of Science ®Google Scholar
• Munoz, D. M., Sanchez, D. F., Llanos, C. H., & Ayala-Rincon, M. (2010, March 24–26). FPGA based floating-point library for CORDIC algorithms. 2010 VI Southern Programmable Logic Conference (SPL), Ipojuca, Brazil.
   Google Scholar
• Navi, K., Moaiyeri, M. H., Mirzaee, R. F., Hashemipour, O., & Nezhad, B. M. (2009). Two new low-power full adders based on majority-not gates. Microelectronics Journal, 40(1), 126–130.
   Web of Science ®Google Scholar
• Pongyupinpanich, S., & Glesner, M. (2011, September 5–7). Pipelined floating-point architecture for a phase and magnitude detector based on CORDIC. International Conference on Field Programmable Logic & Applications, Chania, Greece.
   Google Scholar
• Runge, H., & Bamler, R. (1992, May 26–29). A novel high precision SAR focussing algorithm based on chirp scaling. International Geoscience & Remote Sensing Symposium, Houston, TX, USA, USA.
   Google Scholar
• Sabetzadeh, F., Moaiyeri, M. H., & Ahmadinejad, M. J. I. (2019). A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Transactions on Circuits and Systems I: Regular Papers, 66, 4200–4208.
   Web of Science ®Google Scholar
• Walther, J. S. (1971, May 18–20). A unified algorithm for elementary functions. Spring Joint Computer Conference, Atlantic City, New Jersey
   Google Scholar
• Yan, W., Chen, H., Xie, Y. Z., & Liu, X. N. (2014). A new chirp scaling algorithm using region-constant phase multipliers. Transactions of Beijing Institute of Technology. doi:10.15918/J.TBIT1001-0645.2014.03.017
   Google Scholar
• Yu, H. H. (1992) The quantization effects of the CORDIC algorithm. Paper presented at the ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing, New York, NY, USA, USA.
   Google Scholar
• Zhang, H., Li, Y., & Su, Y. (2012) SAR image quality assessment using coherent correlation function. Paper presented at the 5th International Congress on Image and Signal Processing, Chongqing, China.
   Google Scholar
• Zhou, J., Dong, Y., Dou, Y., & Lei, Y. (2008). Dynamic configurable floating-point FFT pipelines and hybrid-mode CORDIC on FPGA. 2008 International Conference on Embedded Software and Systems. Sichuan,China.
   Google Scholar