References
- Appenzeller, J. (2008, February). Carbon nanotubes for high-performance electronics—progress and prospect. Proceedings of the IEEE, 96(2), 201–211. https://doi.org/https://doi.org/10.1109/JPROC.2007.911051
- Ataie, R., Emrani Zarandi, A. A., & Safaei Mehrabani, Y. (2019). An efficient inexact Full Adder cell design in CNFET technology with high-PSNR for image processing. International Journal of Electronics, 106(6), 928–944. https://doi.org/https://doi.org/10.1080/00207217.2019.1576232
- Cho, G., Kim, Y.-B., Lombardi, F., & Choi, M. (2009). Performance evaluation of CNFET-based logic gates. In IEEE instrumentation and measurement technology conference, pp. 909–912.
- Deng, J., & Philip Wong, H.-S. (2007). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region. IEEE Transactions on Electron Devices, 54(12), 3186–3194. https://doi.org/https://doi.org/10.1109/TED.2007.909030
- Dosselmann, R., & Yang, X. D. (2005). Existing and emerging image quality metrics. In Canadian conference on electrical and computer engineering, pp. 1906–1913.
- Fatemieh, S. E., Shirinabadi Farahani, S., & Reshadinezhad, M. R. (2021). LAHAF: low-power, area-efficient, and high-performance approximate full adder based on static CMOS. Sustainable Computing: Informatics and Systems, 30, 100529.
- Govindarajulu, S., & Prasad, T. J. (2008). Considerations of performance factors in CMOS designs. International Conference on Electronic Design, Penang, 1–6. https://doi.org/https://doi.org/10.1109/ICED.2008.4786783
- Goyal, C., Ubhi, J. S., & Raj, B. (2019). A low leakage TG‐CNTFET–based inexact full adder for low power image processing applications. International Journal of Circuit Theory and Applications, 47(9), 1446–1458. https://doi.org/https://doi.org/10.1002/cta.2672
- Harris, D., & Sutherland, I. (2003). Logical effort of carry propagate adders. In The thrity-seventh asilomar conference on signals, systems & computers, pp. 873–878. https://doi.org/https://doi.org/10.1109/ACSSC.2003.1292037
- Jothin, R., Mohamed, M. P., & Vasanthanayaki, C. (2020). High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications. Microprocessors and Microsystems, 78, 103237. https://doi.org/https://doi.org/10.1016/j.micpro.2020.103237
- Kim, S., & Kim, Y. (2016). Energy-efficient hybrid adder design by using inexact lower bits adder. In 2016 IEEE Asia Pacific conference on circuits and systems (APCCAS), pp. 355–357. https://doi.org/https://doi.org/10.1109/APCCAS.2016.7803974
- Liang, J., Han, J., & Lombardi, F. (2012). New metrics for the reliability of approximate and probabilistic adders. IEEE Transactions on Computers, 62(9), 1760–1771. https://doi.org/https://doi.org/10.1109/TC.2012.146
- Lin, S., Kim, Y. B., & Lombardi, F. (2011). CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Transactions on Nanotechnology, 10(2), 217–225. https://doi.org/https://doi.org/10.1109/TNANO.2009.2036845
- Liu, W., Zhang, T., McLarnon, E., O’Neill, M., Montuschi, P., & Lombardi, F. (0000). Design and analysis of majority logic based approximate adders and multipliers. IEEE Transactions on Emerging Topics in Computing. https://doi.org/https://doi.org/10.1109/TETC.2019.2929100
- Mirzaei, M., & Mohammadi, S. (2020). Process variation-aware approximate full adders for imprecision-tolerant applications. Computers & Electrical Engineering, 87, 106761. https://doi.org/https://doi.org/10.1016/j.compeleceng.2020.106761
- Murray, K. E., Luu, J., Walker, M. J. P., McCullough, C., Wang, S., Huda, S., Yan, B., Chiasson, C., Kent, K. B., Anderson, J., Rose, J., & Betz, V. (2020, June). Optimizing FPGA logic block architectures for arithmetic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(6), 1378–1391. https://doi.org/https://doi.org/10.1109/TVLSI.2020.2965772
- Niedzicka, A. (2002). Computation-intensive image processing algorithm parallelization on multiple hardware architectures. Proceedings international conference on parallel computing in electrical engineering, pp. 446–448. https://doi.org/https://doi.org/10.1109/PCEE.2002.1115341
- Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (2003). Digital integrated circuits: A design perspective (2nd ed.). Pearson Education.
- Rostami, D., Eshghi, M., & Safaei Mehrabani, Y. (2020). Low-power and high-speed approximate 4: 2 compressors for image multiplication applications in CNFETs. International Journal of Electronics, 1–21. https://doi.org/https://doi.org/10.1080/00207217.2020.1858973
- Safaei Mehrabani, Y., & Eshghi, M. (2015a). High-speed, high-frequency and low-PDP, CNFET full adder cells. Journal of Circuits, Systems and Computers (JCSC), 24(9), 15501301–155013024. https://doi.org/https://doi.org/10.1142/S0218126615501303
- Safaei Mehrabani, Y., & Eshghi, M. (2015b). A symmetric, multi-threshold, high-speed and efficient-energy 1-bit full adder cell design using CNFET technology. Circuits, Systems, and Signal Processing, 34(3), 739–759. https://doi.org/https://doi.org/10.1007/s00034-014-9887-1
- Safaei Mehrabani, Y., & Eshghi, M. (2016, November). Noise and process variation tolerant, low-power, high-speed, and low-energy full adders in CNFET technology. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(11), 3268–3281. https://doi.org/https://doi.org/10.1109/TVLSI.2016.2540071
- Safaei Mehrabani, Y., Faghih Mirzaee, R., Zareei, Z., & Daryabari, S. M. (2017). A novel high-speed, low-power CNTFET-based inexact full adder cell for image processing application of motion detector. Journal of Circuits, Systems, and Computers (JCSC), 26(5), 17500821–175008215. https://doi.org/https://doi.org/10.1142/S0218126617500827
- Schlachter, J., Camus, V., Palem, K. V., & Enz, C. (2017, May). Design and applications of approximate circuits by gate-level pruning. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(5), 1694–1702. https://doi.org/https://doi.org/10.1109/TVLSI.2017.2657799
- Shahi, A. A. M., Zarkesh-Ha, P., & Elahi, M. (2012). Comparison of variations in MOSFET versus CNFET in gigascale integrated systems. IEEE 13th international symposium on quality electronic design, pp. 378–383. https://doi.org/https://doi.org/10.1109/ISQED.2012.6187521
- Sinha, S. K., Kumar, K., & Chaudhury, S. (2013). CNTFET: The emerging post-CMOS device. In 2013 international conference on signal processing and Communication (ICSC), pp. 372–374. https://doi.org/https://doi.org/10.1109/ICSPCom.2013.6719815
- Wang, Z., Bovik, A. C., Sheikh, H. R., & Simoncelli, E. P. (2004, April). Image quality assessment: From error visibility to structural similarity. IEEE Transactions on Image Processing, 13(4), 600–612. https://doi.org/https://doi.org/10.1109/TIP.2003.819861
- Xu, Q., Mytkowicz, T., & Kim, N. S. (2015). Approximate computing: A survey. IEEE Design & Test, 33(1), 8–22. https://doi.org/https://doi.org/10.1109/MDAT.2015.2505723
- Zareei, Z., Bagherizadeh, M., Shafiabadi, M. H., & Safaei Mehrabani, Y. (2021). Design of efficient approximate 1-bit Full Adder cells using CNFET technology applicable in motion detector systems. Microelectronics Journal, 108, 1–13. https://doi.org/https://doi.org/10.1016/j.mejo.2020.104962