Design of PFD with free dead zone and minimized blind zone for high speed PLL application

References

• Brennan, P. V., & Thompson, I. (2001). Phase/frequency detector phase noise contribution in PLL frequency synthesiser. Electronics Letters, 37(15), 939–940. https://doi.org/10.1049/el:20010665
   Web of Science ®Google Scholar
• Charles, C. T., & Allstot, D. J. (2006). A calibrated phase/frequency detector for reference spur reduction in Charge-Pump PLLs. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(9), 822–826. https://doi.org/10.1109/TCSII.2006.880030
   Web of Science ®Google Scholar
• Chen, W. H., Inerowicz, M. E., & Jung, B. (2010). Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Transactions on Circuits and Systems II: Express Briefs, 57(12), 936–940. https://doi.org/10.1109/TCSII.2010.2087951
   Web of Science ®Google Scholar
• Chen, R. Y., Yang, Z. Y., & Yu, S. C. (2020). High-Frequency phase/frequency detectors: analysis for oscillation-free optimal I/O. IEEE Microwave and Wireless Components Letters, 30(11), 1097–1100. https://doi.org/10.1109/LMWC.2020.3024897
   Web of Science ®Google Scholar
• Fathi, A., Mousazadeh, M., & Khoei, A. (2019). High-Speed, low power, and dead zone improved phase frequency detector. IET Circuits, Devices & Systems, 13(7), 1056–1062. https://doi.org/10.1049/iet-cds.2019.0135
   Web of Science ®Google Scholar
• Gao, X., Klumperink, B., M, E., & Nauta, B. (2009). A low noise sub-sampling pll in which divider noise is eliminated and PD/CP noise is not multiplied by $N ^{2}$. IEEE Journal of Solid-State Circuits, 44(12), 3253–3263. https://doi.org/10.1109/JSSC.2009.2032723
   Web of Science ®Google Scholar
• Ghasemi, S. T., & Baradaranrezaeii, A. (2020). A novel high speed, low power, and symmetrical phase frequency detector with zero blind zone and π phase difference detection ability. Circuits, Systems, and Signal Processing, 39(6), 2880–2899. https://doi.org/10.1007/s00034-019-01312-w
   Web of Science ®Google Scholar
• Gholami, M. (2017). Phase detector with minimal blind zone and reset time for GSamples/s DLLs. Circuits, Systems, and Signal Processing, 36(9), 3549–3563. https://doi.org/10.1007/s00034-016-0485-2
   Web of Science ®Google Scholar
• Hanumolu, P. K., Brownlee, M., Mayaram, K., & Moon, U. K. (2004). Analysis of charge-pump phase-locked loops. IEEE Transactions on Circuits and Systems I: Regular Papers, 51(9), 1665–1674. https://doi.org/10.1109/TCSI.2004.834516
   Web of Science ®Google Scholar
• Hsu, C. W., Tripurari, K., Yu, S. A., & Kinget, P. R. (2014). A sub-sampling-assisted phase-frequency detector for low-noise PLLs with robust operation under supply interference. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(1), 90–99. https://doi.org/10.1109/TCSI.2014.2359719
   Web of Science ®Google Scholar
• Hu, W., Chunglen, L., & Wang, X. (2007). Fast frequency acquisition phase-frequency detector with zero blind zone in PLL. Electronics Letters, 43(19), 1018–1020. https://doi.org/10.1049/el:20071984
   Web of Science ®Google Scholar
• Jakobsson, A., Grewing, C., Serban, A., & Gong, S. (2013). Frequency synthesizer with dual loop frequency and gain calibration. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 60(11), 2911–2919. https://doi.org/10.1109/TCSI.2013.2256191
   Google Scholar
• Johansson, H. O. (1998). A simple precharged CMOS phase frequency detector. IEEE Journal of Solid-State Circuits, 33(2), 295–299. https://doi.org/10.1109/4.658634
   Web of Science ®Google Scholar
• Johnson, T., Fard, A., & Aberg, D. 2004. “An improved low voltage phase-frequency detector with extended frequency capability.” The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS’04, 51( 9):1665–1674.
   Google Scholar
• Johnson, T., Fard, A., & Aberg, D. (2004). An improved low voltage phase-frequency detector with extended frequency capability. The 2004 47th Midwest Symposium on Circuits and Systems, 51(9), 1665.
   Google Scholar
• Kirankumar, H. L., Rekha, S., & Laxminidhi, T. (2020). A dead-zone-free zero blind-zone high-speed phase frequency detector for charge-pump PLL. Circuits, System And Signal Processing, 39(8)1–14.
   Web of Science ®Google Scholar
• Koithyar, A., & Ramesh, T. K. (2020). Integer-N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector. IET Circuits, Devices & Systems, 14(1), 60–65. https://doi.org/10.1049/iet-cds.2019.0189
   Web of Science ®Google Scholar
• Li, S. J., Hsieh, H. H., & Lu, L. H. B. (2009). A 10 GHz phase-locked loop with a compact low-pass filter in 0.18 µm CMOS. IEEE Microwave and Wireless Components Letters, 19(10), 659–661. https://doi.org/10.1109/LMWC.2009.2029750
   Web of Science ®Google Scholar
• Majeed, K. A., & Kailath, B. J. (2013). A novel phase frequency detector for a high frequency PLL design. Procedia Engineering, 64, 377–384. https://doi.org/10.1016/j.proeng.2013.09.110
   Google Scholar
• Majeed, A. K. K., & Kailath, B. J. (2018). PLL architecture with a composite PFD and variable loop filter. IET Circuits, Devices & Systems, 12(3), 256–262. https://doi.org/10.1049/iet-cds.2017.0336
   Web of Science ®Google Scholar
• Mansuri, M., Liu, D., & Yang, C. K. (2002). Fast frequency acquisition phase-frequency detectors for GSa/s phase-locked loops. IEEE Journal of Solid-State Circuits, 37(10), 1331–1334. https://doi.org/10.1109/JSSC.2002.803048
   Web of Science ®Google Scholar
• Nanda, U., Acharya, D. P., & Patra, S. K. (2017). Design of an efficient phase frequency detector to reduce blind zone in a PLL. Microsystem Technologies, 23(3), 533–539. https://doi.org/10.1007/s00542-016-2970-8
   Web of Science ®Google Scholar
• Nejad, M. M., & Sachdev, M. (2003). A digitally programmable delay element: Design and analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(5), 871–878. https://doi.org/10.1109/TVLSI.2003.810787
   Web of Science ®Google Scholar
• Pradhan, N., & Jana, S. K. (2021). Design of phase frequency detector with improved output characteristics operating in the range of 1.25 MHz–3.8 GHz. Analog Integrated Circuits and Signal Processing, 107(1), 101–108. https://doi.org/10.1007/s10470-020-01779-7
   Web of Science ®Google Scholar
• Tak, G. Y., Hyun, S. B., Kang, T. Y., Choi, B. G., & Park, S. S. (2005). A 6.3-9-ghz cmos fast settling pll for mb-ofdm uwb applications. IEEE Journal of Solid-State Circuits, 40(8), 1671–1679. https://doi.org/10.1109/JSSC.2005.852421
   Web of Science ®Google Scholar
• Zhang, L., Wang, Z., Zhang, T., & Peng, X. (2009). An improved fast acquisition phase frequency detector for high speed phase-locked loops. AIP Conference Proceedings, 1995(1), 040030.
   Google Scholar