25
Views
1
CrossRef citations to date
0
Altmetric
Original Articles

A two-dimensional numerical model of a floating-gate EEPROM transistor

Pages 697-712 | Published online: 09 Nov 2010

References

  • Baccarani , G. , Guerrieri , R. , Ciampolini , P. and Ruden , M. HFIELDS: A highly flexible 2-D semiconductor-device analysis program . Proceedings of 4th International Conference on the Numerical Analysis of Semiconductor Devices and Integrated Circuits (NASECODE IV) . pp. 3 – 12 .
  • Bez , R. , Catarelli , D. and Cappelletti , P. 1990 . Experimental transient analysis of the tunnel current in EEPROM cells . IEEE Transactions on Electron Devices , 37 : 1081 – 1086 .
  • Burden , R. L. and Faires , J. D. 1989 . Numerical Analysis , 4th , Boston : PWS–Kent .
  • Concannon , A. , Keeney , S. , Mathewson , A. , Bez , R. and Lombardi , C. 1993 . Twodimensional numerical analysis of floating-gate EEPROM devices . IEEE Transactions Electron Devices , 40 : 1258 – 1261 .
  • Chen , D. , Sugino , S. , Yu , Z. and Dutton , R. 1993 . Modeling of the charge balance condition on floating gates and simulation of EEPROMs . Computer–Aided Design of Integrated Circuits and Systems , 12 : 1499 – 1502 .
  • DeMari , A. 1968 . An accurate numerical one-dimensional solution of the p–n junction under arbitrary transient conditions . Solid State Electronics , 11 : 1021 – 1053 .
  • Keeney , S. , Piccinini , F. , Morelli , M. , Mathewson , A. , Lombardi , C. , Bez , R. , Ravazzi , L. and Cantarelli , D. 1990 . Complete transient simulation of flash EEPROM devices . IEDM Technical Digest , : 201 – 204 .
  • Lenzlinger , M. and Snow , E. H. 1969 . Fowler–Nordheim tunnelling into thermally grown SiO2 . Journal of Applied Physics , 40 : 278 – 283 .
  • Putankar , S. V. 1980 . Numerical Heat Transfer and Fluid Flow , New York : McGraw-Hill .
  • Selberherr , S. 1984 . Analysis and Simulation of Semiconductor Devices , New York : Springer-Verlag Wien .
  • Suñé , J. , Lanzoni , M. , Bez , R. , Olivo , P. and Ricco , B. 1991 . Transient simulation of the erase cycle of floating gate EEPROMs . IEDM Technical Digest , : 905 – 908 .

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.