Modulo correlativity and its application in a multiple valued logic system

References

• Abd-El-Barr and Mahoos , M. 1992 . “ On the synthesis of MVL functions for current-mode CMOS circuits implementation ” . In ISMVL, IEEE Computer Society 221 – 228 . Sendai , , Japan
   Google Scholar
• Almaini , A. E. A. , Zhuang , N. and Bourset , F. 1995 . Minimization of multiple output Reed–Muller binary decision diagrams using hybrid genetic algorithm . IEE Electronics Letters , 31 : 1722 – 1723 .
   Web of Science ®Google Scholar
• Bogdan , J. and Susanto , R. Fast construction of polarity coefficient matrices for fixed polarity quaternary Reed–Muller expansions . In Proceedings of 5th International Workshop on Spectral Techniques . pp. 226 – 231 . Beijing
   Google Scholar
• Chang , C. C. and Falkowski , B. J. Flexible optimization of fixed polarity Reed–Muller expansions for multiple output completely and incompletely specified boolean functions . Proceedings of Asia and South Pacific Design Automation Conference . pp. 335 – 340 . Chiba
   Google Scholar
• Green , D. H. and Taylor , I. S. 1976 . Multiple-valued switching circuit design by means of generalized Reed–Muller expansions . Digital Processes , 2 : 63 – 81 .
   Google Scholar
• Hozumi , T. , Hata , Y. and Yamoto , K. 1995 . “ Multiple-valued logic design using multiplevalued EXOR ” . In ISMVL, IEEE Computer Society, Bloomington 290 – 295 . Indiana
   Google Scholar
• Konrad , L. and Zvonko , G. 1991 . “ Towards the realization of 4-valued CMOS circuits. ISMVL ” . In IEEE Computer Society 147 – 155 . Victoria , , Canada
   Google Scholar
• Muzio , J. C. and Wesselkamoer , T. C. 1986 . Multiple-valued switching theory , 101 – 119 . Bristol : Adam Hilger .
   Google Scholar
• Onneweer , S. and Kerkhoff , H. 1987 . “ High-radix current-mode CMOS circuits based on the truncated-difference operator ” . In ISMVL, IEEE Computer Society 188 – 195 . Boston , MA
   Google Scholar
• Varma , D. and Trachtenberg , E. A. 1991 . Computation of Reed–Muller expansions of incompletely specified boolean functions from reduced representations . IEE Proceedings, Part E , 138 : 85 – 92 .
   Google Scholar
• Wang , L. and Chen , X. 1996 . Minimization of the state number of incompletely specified sequential machines (in Chinese) . Journal of Circuits and Systems , 1 : 72 – 76 .
   Google Scholar
• Wu , X. and Chen , X. 1994 . Design Principles of Multivalued Logic Circuits , 24 – 25 . China : Hangzhou University Press . in Chinese
   Google Scholar
• Wu , X. and Hurst , S. L. 1981 . A new universal logic gate (ULG3) based on the Reed–Muller canonic expansion . International Journal of Electronics , 51 : 747 – 762 .
   Web of Science ®Google Scholar
• Zhao , X. and Wu , X. 1991 . Applicability of modulo algebra in multiple valued logic system (in Chinese) . Chinese Science Bulletin , 36 : 1431 – 1433 .
   Google Scholar
• Zilic , Z. and Vrajesic , Z. G. 1996 . “ New interpolation algorithms for multiple-valued Reed–Muller forms ” . In ISMVL, IEEE Computer Society 16 – 23 . Galicia , , Spain
   Google Scholar