Testable designs of one-count generators

References

• Chatterjee , A. and Abraham , J. A. 1987 . On the C-testability of generalised counters . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 6 : 713 – 726 .
   Web of Science ®Google Scholar
• Galiay , J. , Crouzet , Y. and Vergniault , M. 1980 . Physical versus logical fault models for MOS LSI circuits: impact on their testability . IEEE Transactions on Computers , 29 : 524 – 531 .
   Web of Science ®Google Scholar
• Jain , S. K. and Agrawal , V. D. Test generation for MOS circuits using D-algorithm . Proceedings of 12th Design Automation Conference . pp. 64 – 70 .
   Google Scholar
• Jha , N. K. Detecting multiple faults in CMOS circuits . Proceedings of IEEE International Test Conference . pp. 514 – 519 . 1990, Testing of differential cascode voltage switch one-count generators. IEEE Journal of Solid-State Circuits, 25, 246-253
   Google Scholar
• Kundu , S. , Reddy , S. M. and Jha , N. K. 1991 . Design of robustly testable combinational logic circuits . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 10 : 1036 – 1048 .
   Web of Science ®Google Scholar
• Lo , J.-C. , Daly , J. C. and Nicolaidis , M. 1995 . A strongly code disjoint built-in current sensor for strongly fault secure static CMOS realisations . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 14 : 1402 – 1407 .
   Web of Science ®Google Scholar
• Malaiya , Y. K. Testing stuck-on faults in CMOS integrated circuits . Proceedings of International Conference on Computer-Aided Design . pp. 248 – 250 .
   Google Scholar
• Marouf , M. and Friedman , A. Design of self checking checkers for Berger codes . Proceedings of 8th International Symposium on Fault-Tolerant Computing . pp. 179 – 184 .
   Google Scholar
• Paschais , A. , Nikolos , D. and Halatsis , C. 1988 . Efficient modular design of TSC checkers for m-out-of 2m codes . IEEE Transactions on Computers , 37 : 301 – 309 .
   Web of Science ®Google Scholar
• Reddy , S. M. and Reddy , M. K. 1986 . Testable realisations for FET stuck-open faults in CMOS combinational logic circuits . IEEE Transactions on Computer , 35 : 742 – 754 .
   Web of Science ®Google Scholar
• Reddy , S. M. , Reddy , M. K. and Agrawal , V. D. Robust tests for stuck-open faults in CMOS combinational circuits . Proceedings of 14th International Symposium on Fault-Tolerant Computing . pp. 44 – 49 .
   Google Scholar
• Soden , J. M. and Hawkins , C. F. Winter 1996 . “ IDDQ testing: Issues present and future ” . In IEEE Design and Test of Computers Winter , 61 – 65 .
   Google Scholar
• Wadsack , R. L. 1978 . Fault modelling and logic simulators of CMOS and MOS integrated circuits . The Bell System Technical Journal , 57 : 1449 – 1473 .
   Google Scholar
• Weste , N. and Eshraghian , K. 1988 . Principles of CMOS VLSI Design - A Systems Perspective , Addison-Wesley . Section 8.2
   Google Scholar