References
- Chang , S , Pai , P , Yuan , K , Wang , B and Li , R . 2003 . Heuristic PAC model for hybrid MTO and MTS production environment . Int. J. Prod. Econ. , 85 : 347 – 358 .
- Ehteshami , B , Petrakian , RG and Shabe , PM . 1992 . Trade-offs in cycle time management: hot lots . IEEE Trans. Semiconductor Manuf. , 5 : 101 – 106 .
- Goldratt , EM . 1991 . The Haystack Syndrome , Great Barrington, MA : North River Press Inc. .
- Glassey , CR and Resende , MGC . 1988a . Closed-loop job release control for VSLI circuit manufacturing . IEEE Trans. Semiconductor Manuf. , 1 ( 1 ) : 36 – 46 .
- Glassey , CR and Resende , MGC . 1988b . A scheduling rule for job release in semiconductor fabrication . Oper. Res. Lett. , 7 : 213 – 217 .
- Kim , S , Yea , S and Kim , B . 2000 . Stepper scheduling in semiconductor wafer fabrication process . Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing . 10–12 May 2000 , Tempe, Arizona, USA. pp. 157 – 162 .
- Kim , S , Yea , S-H and Kim , B . 2002 . Shift scheduling for steppers in the semiconductor wafer fabrication process . IIE Trans. , 34 : 167 – 177 .
- Lee , Y.H and Kim , T . 2002 . Manufacturing cycle time reduction using balance control in the semiconductor fabrication line . Prod. Plan. Control , 13 : 529 – 540 .
- Lee , YH and Lee , BJ . 2003 . Push–pull production planning of the reentrant process . Int. J. Adv. Manuf. Technol. , 22 : 922 – 931 .
- Lee , BJ , Lee , YH , Yang , T and Ignizio , J . 2005 . A due date based production control model using WIP balance for implementation for the semiconductor fabs . Int. J. Prod. Res. , submitted
- Little , JDC . 1961 . A proof for the queuing formula: L = λW . Oper. Res. , 9 ( 3 ) : 383 – 387 .
- Robinson , J and Chance , F . 2000 . Wafer fabrication cycle time management using MES data . The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing . 10–12 May 2000 , Tempe, Arizona, USA. pp. 10 – 12 .
- Rose , O . 1999 . Estimation of the cycle time distribution of a wafer fab by a simple simulation model . The Proceedings of International Conference on Semiconductor Manufacturing Operational Modeling and Simulation . 17–20 January 1999 , San Francisco. pp. 18 – 20 .
- Rupp , TM and Ristic , M . 2000 . Fine planning for supply chains in semiconductor manufacture . J. Mater. Process. Technol. , 107 : 390 – 397 .
- Spearman , ML , Woodruff , DL and Hopp , WJ . 1990 . CONWIP: a pull alternative to kanban . Int. J. Prod. Res. , 28 ( 5 ) : 879 – 894 .
- Spearman , ML and Zazanis , MA . 1992 . Push and pull production systems: issues and comparisons . Oper. Res. , 40 ( 3 ) : 521 – 532 .
- Wein , LM . 1988 . Scheduling semiconductor wafer fabrication . IEEE Trans. Semiconductor Manuf. , 1 ( 3 ) : 115 – 129 .
- Wein , LM . 1992 . On the relationship between yield and cycle time in semiconductor wafer fabrication . IEEE Trans. Semiconductor Manuf. , 5 : 156 – 158 .