EFFICIENT MAPPING REDUCTIONS USING ISO-PLANES ON THE POLYTOPE MODEL

References

• P.R. Cappello , K. Steiglitz . Unifying VLSI array design with linear transformations in space-time. In F.P. Preparata, ed. , Advances in Computing Research , Vol. 2 , pp. 23 – 65 , Greenwich , 1984 . JAI Press .
   Google Scholar
• C.-W. Jen , D.-M. Kwai . Multi-dimensional parallel computing structures for regular iterative algorithms. INTEGRATION , 8 331 – 340 , 1989 .
   Google Scholar
• H. Le Verge , Reduction operators in ALPHA. In D. Etiemble and J.-C. Syre. eds. , Parallel Architectures and Languages Europe (PARLE'92) , Lecture Notes in Computer Science 605 , pp. 397 – 410 . Springer-Verlag , 1992 .
   Google Scholar
• C. Lenganer . Loop parallelization in the polytope model. In E. Best, ed. , CONCUR'93 , Lecture Notes in Computer Science 715 , pp. 398 – 416 . Springer-Verlag , 1993 .
   Google Scholar
• N. Ling , M.A. Bayoumi . Systematic algorithm mapping for multidimensional systolic arrays. J. Parallel and Distributed Computing , 7 368 – 382 , 1989 .
   Google Scholar
• G.M. Megson . A fast Faddeev array. IEEE Trans, on Computers , 41 ( 12 ) 1594 – 1601 , December 1992 .
   Web of Science ®Google Scholar
• G.M. Megson . An Introduction to Systolic Algorithm Design. Claredon Press , Oxford , UK , 1992 .
   Google Scholar
• G.M. Megson , D.J. Evans . Soft-systolic pipelined matrix algorithms. In M. Feilmeier , G. Joubert, and U. Schendel, eds. , Parallel Computing 85 , pp. 171 – 180 . North-holland , Amsterdam , 1985 .
   Google Scholar
• T.P. Plaks . Mesh of linear arrays for template matching. Real-Time Imaging Journal, special issue on Special Purpose Architectures for Real Time Imaging , 6 ( 2 ) 373 – 382 , December 1996 .
   Google Scholar
• T.P. Plaks Systolic processor for generalized convolution. In E.H. D'Hollander, G.R. Joubert, F.J. Peters, and D. Trystram, eds. Parallel Computing State-of-the-Art and Perspectives. Proc. of the International Conference PARCO'95 , Gent , Belgium , 19 – 22 September 1995 , Advances in Parallel Computing. Vol. 11, pp. 489-496. Elsevier Science B.V., 1996
   Google Scholar
• T.P. Plaks . Piecewise Regular Arrays. Application-Specific Computations, Parallel Proces-sing Series. Gordon and Breach Science Publishers , 1998 .
   Google Scholar
• P. Quinton , Y. Robert . Svstolic Algorithms and Architectures. Prentice Hall , Masson , UK , 1991 .
   Google Scholar
• P. Quinton , V. van Dongen , The mapping of linear recurrence equations on regular arrays. J. VLSI Signal Processing , 1 ( 2 ) 95 – 113 , October 1989 .
   Google Scholar
• S.V. Rajopadhye . Synthesizing systolic arrays with control signals from recurrence equations. Distributed Computing , 3 88 – 105 , 1989 .
   Google Scholar
• S. Rao , T. Kailath . Regular iterative algorithmstheir implementations on processor arrays. Proc. IEEE , 76 ( 3 ) 259 – 282 , March 1988 .
   Web of Science ®Google Scholar
• V.P. Roychowdhury , S.K. Rao , L. Thiele , T. Kailath . On the localization of algo-rithms for VLSI processor arrays. In R.W. Brodersen and H.S. Moscovitz, eds , VLSI Signal Processing, III , Chapter 42 , pp. 459 – 470 . IEEE Press , 1988 .
   Google Scholar
• J. Teich , L. Thiele . Partitioning of processor arrays A piecewise regular approach. INTEGRATION , 14 ( 3 ) 297 – 332 , 1993 .
   Web of Science ®Google Scholar
• Y. Wong and J.-M. Delosme . Transformation of broadcasts into propagations in systolic algorithms . J. Parallel and Distributed Computing , 14 121 – 145 , 1992 .
   Web of Science ®Google Scholar