6
Views
0
CrossRef citations to date
0
Altmetric
Original Articles

A Simulation Tool for the Performance Evaluation of a Class of Mimd Systems

, &
Pages 158-168 | Published online: 15 Jul 2015

References

  • K. Hwang & F.A. Briggs, Computer architecture and 'parallel processing (New York: McGraw-Hill, 1984).
  • G.R. Desrochers, Principles of parallel and multiprocessing (New York: McGraw-Hill, 1987).
  • J.S. Smith, Line (Block) Size choice for CPU cache memories, IEEE Trans, on Computers, C-36(9), Sept., 1987.
  • J.H. Patel, Analysis of multiprocessors with private cache memories, IEEE Trans. on Computers, C-31(4), April 1982, 296–304.
  • S. Laha, J.H. Patel, & R.K. Iyer, Accurate low-cost methods for performance evaluation of cache memory systems, IEEE Trans. on Computers, C-37(11), Nov. 1988.
  • M.S. Papamarcos & J.H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proc. 11th Int. Symp. Comp. Architecture, June 1984, 348–354.
  • M. Dubois, Throughput analysis of cache-based multiprocessors with multiple buses, IEEE Trans. on Computers, 37(1), Jan., 1988.
  • P.C. Yeh, H.P. Janak & E.S. Edwards, Shared cache for multiple-stream computer systems, IEEE Trans. on Computers, C-32(1), Jan. 1983.
  • F.A. Briggs, Effectiveness of private caches in multiprocessor systems with parallel-pipelined memories, IEEE Trans. on Computers, C-32(1), Jan., 1983.
  • J.R. Goodman, Using cache memory to reduce processor memory conflict, Proc. 10th Int. Symp. on Comput. Archit., Sweden, June 1983,124–131.
  • J.R. Goodman, Cache memory optimization to reduce processor/memory traffic, J. of VLSI and Computer Systems, 1987, 61–86.
  • R.L. Lee, P.C. Yew,& D.H. Lawrie, Multiprocessor cache design considerations, Proc. 14th Int. Symp. on Comp. Archit., Pittsburgh, June 1987.
  • H. Diab & B. Demashkieh, A reconfigurable microprocessor teaching tool, IEE Proc., 137(5), Sept. 1990, 287–292.
  • L. Kleinrock, Queuing systems: Computer applications, vol. 2 (New York: John Wiley and Sons, 1976).
  • P. Heidelberger & K.S. Trivedi, Queuing networks models for parallel processing with asynchronous tasks, IEEE Trans. on Comp., C-31(11), Nov. 1982, 1099–1108.
  • K.S. Trivedi, Probability and statistics with reliability, queuing and computer science applications (Englewood Cliffs, NJ: Prentice-Hall, 1982).
  • C.J. Wang, C.H. Wu, & VJP. Nelson, A comparative study of three MIMD computing surfaces, IEE Proc., 187(4), July 1990.
  • A.M. Law & W.D. Kelton, Simulation modeling and analysis(New York: McGraw-Hill, 1982), 240–278.
  • F. Neelamkavil, Computer simulation and modelling (New York: John Wiley and Sons, 1987), 121–129.
  • C.H. Sauer & K.M. Chandy, Computer systems performance modeling (New York: McGraw-Hill, 1981).
  • H. HeUezman & T.F. Conroy, Computer system performance (New York: McGraw-Hill, 1981).
  • K. Hwang, Advanced computer architecture (New York: McGraw-Hill, 1993)
  • P.M. Kogge, The architecture of pipelined computers (New York: McGraw-Hill, 1981).
  • The Multimaz family of computer systems (Marlborough: Encore Computer Corporation, 1988).

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.