References
- D.E. Culler, K.E. Schauser, & Thorsten von Eicken, Two fundamental limits on dataflow multiprocessing, IFIP Working Conf. on Architecture and Compilation Techniques for Fine and Midium Grain Parallelism, Orlando, FL, 1993, 153–164.
- D.D. Gajski, D.A. Pauda, D.J. Kuck, & R.H. Kuhn, A second opinion on data flow machines and languages, IEEE Computer 15(2), 1982, 58–69.
- Arvind & R.A. Iannucci, A critique of multiprocessing von Neumann style, Proc. 10th Ann. Symp. Computer Architecture Symp., New York, NY, 1983, 426–436.
- Arvind &; R.A. Iannucci, Two fundamental issues in multiprocessing, Computation Structures Group Memo 226-6, 1987.
- G.M. Papadopoulos & D.E. Culler, Monsoon: An explicit token-store architecture, 1990 Symp. on Computer Architecture, Los Alamitos, CA, 1990, 82–91.
- S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, & T. Yuba, An architecture of a dataflow single chip processor, Proc. 16th Ann. Symp. on Computer Architecture, Washington, DC, 1989, 46–53.
- V.G. Grafe, G.S. Davidson, J.E. Hoch, & V.P. Holmes, Implementation of the epsilon dataflow processor, Proc. 23rd Hawaii Int. Conf. on System Science, Vol. I - Architecture Track, 1990, 19–29.
- C.C. Tseng & C.Z. Lin, Design of an efficient data driven pipelined computer architecture, Int. J. of Comp. Sys., 10(3), 1995, 179–186.
- J.B. Dennis & G.R. Gao, An efficient pipelined dataflow processor architecture, Proc. on the Supercomputing Conf., Washington, DC, 1988, 368–373.
- G.R. Gao, R. Tio, & H.H.J. Hum, Design of an efficient dataflow architecture without data flow, Int. Conf. on Fifth Generation Comp. Sys., 1988, 861–868.
- F. Lai &; F.C. Tsai, A pipeline bubbles reduction technique for the Monsoon dataflow architecture, Proc. 27th Hawaii Int. Conf. on Sys. Sci., 1994, 388–397.
- P. Patadia, V. Karani, K. Kavi, &; P. Shanmugam, Improvements to the ETS dynamic dataflow architecture, Proc. 27th Ann. Hawaii Int. Conf. Sys. Sci., 1994, 378–387.
- P. Shanmugam, S. Andhare, K. Kave, B. Shirazi, & A. Hurson, Cache design for an explicit token store dataflow architecture, Proc. 5th IEEE Symp. on Parallel and Dist. Proc., Los Alamitos, CA, 1993, 45–50.
- M. Takesue, Cache memories for data flow machines, IEEE Trans. Comp., 41(6), 1992, 677–687.
- K. Diefendorff &; M. Allen, Organization of the Motorola 88110 superscalar RISC microprocessor, IEEE Micro 12(2), 1992, 40–63.
- G.M. Papadopoulos & K.R. Traub, Multithreading: A revisionist view of dataflow architecture, Proc. 18th Annual Int. Symp. on Comp. Arch., Toronto, ON, 1991, 342–351.
- Digital Equipment Corporation, DECChip 21064-AA RISC Microprocessor Preliminary Data Sheet, 1992.
- J.R. Gurd, C.C. Kirkham, & I. Watson, The Manchester prototype dataflow computer, Communications ACM, 2(1), 1985, 34–52.