References
- Avizienis , A. 1961 . “Signed‐Digit Number Representation for Fast Parallel Arithmetic” . IRE Transactions on Electronic Computers , 10 : 389 – 400 .
- Bayoumi , M.A. , Montoye , R.Y. and Rosser , S.L. 1983 . “An Area‐Time Efficient NMOS Adder” . Integration, the VLSI Journal , 1 : 317 – 334 .
- Burla , N. and Lehman , M. 1961 . “Skip Techniques for High‐Speed Carry‐Propagation in Binary Arithmetic Units” . IEEE Transactions on Electronic Computers , 10 ( 4 ) December : 691 – 698 .
- Chen , J.L. and Lo , H.Y. 1987 . “A Hardwired Generalized Algorithm for Generating the Logarithm Base‐K by Iteration” . IEEE Transactions on Computers , Nov. : 1363 – 1367 .
- Ercegovac , M.D. and Lang , T. 1986 . “On Line Algorithm for Division and Multiplication” . VLSI Signal Processing , 3 : 252 – 263 .
- Harata , Y. and Specker , W.T. 1987 . “A High‐Speed Multiplier Using a Redundant Binary Adder Tree” . IEEE Journal of Solid‐State Circuits , Feb. : 28 – 34 .
- Hennessy , J.L. and Patterson , D.A. 1960 . Computer Architecture, A Quantitative Approach , Morgan Kaufmann Publishers Inc. .
- Hwang , K. 1979 . Computer Arithmetic, Principles, Architecture, and Design , 84 – 91 . John Wiley & Sons .
- Sklansky , J. 1960 . “Conditional‐Sum Addition Logic” . IRE Transactions on Electronic Computers , 9 ( 2 ) June : 213 – 226 .
- Weller , C.W. 1969 . “A High‐Speed Carry Circuit for Binary Adders” . IEEE Transactions on Computers , 18 ( 8 ) August : 726 – 732 .