Performance evaluation of load/store issue and memory access policies

References

• Austin , T. M. and Sohi , G. S. “ Zero‐cycle Loads: Microarchitecture Support for Reducing Load Latency,” . Proceeding of the 28th International Symposium on Microarchitecture . Ann Arbor, Michigan, U.S.A.. pp. 82 – 92 .
   Google Scholar
• Chen , C.‐H. and Somani , A. K. 1996 . “Architecture Technique Trade‐offs Using Mean Memory Delay Time,” . IEEE Transactions on Computers , 45 ( 10 ) : 1089 – 1100 .
   Google Scholar
• Chen , C.‐H. and Wu , A. “Microarchitecture Support for Improving the Performance of Load Target Prediction,” . Proceedings of the 30th International Symposium on Microarchitecture . pp. 228 – 234 . North Carolina, , U.S.A. : Research Triangle Park .
   Google Scholar
• Diep , T. A. , Nelson , C. and Shen , J. P. “Performance Evaluation of the PowerPC 620 Microarchitecture,” . 22nd International Symposium on Computer Architecture . pp. 163 – 174 . Italy : Santa Margherita Ligure .
   Google Scholar
• Edmondson , J. H. , Rubinfeld , P. , Preston , R. and Rajagopalan , V. 1995 . “Superscalar Instruction Execution in the 21164 Alpha Microprocessor,” . IEEE Micro , : 33 – 43 .
   Google Scholar
• Eickemeyer , R. J. and Vassiliadis , S. 1993 . “A Load Instruction Unit for Pipelined Processors,” . IBM Journal of Research & Development , 37 ( 4 )
   Google Scholar
• Farkas , K. I. and Jouppi , N. P. “Complexity/Performance Tradeoffs with Non‐blocking Loads,” . 21st International Symposium on Computer Architecture . Chicago, IL, U.S.A.. pp. 211 – 222 .
   Google Scholar
• Hennessy , J. L. and Patterson , D. A. 1996 . Computer Architecture a Quantitative Approach, , 2nd Ed. , San Francisco, CA, , U.S.A. : Morgan Kaufmann Publishers, Inc. .
   Google Scholar
• Huang , A. S. , Slavenburg , G. and Shen , J. P. “Speculative Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation,” . 21st International Symposium on Computer Architecture . Chicago, IL, U.S.A.. pp. 200 – 210 .
   Google Scholar
• Kumar , A. 1997 . “The HP PA‐8000 RISC CPU, “ . IEEE Micro , : 27 – 32 .
   Google Scholar
• Lipasti , M.H. , Wilkerson , C.B. and Shen , J. P. “Value Locality and Load Value Prediction” . the 7th International Conference on Architectural Support for Programming Languages and Operating Systems .
   Google Scholar
• Moshovos , A. , Breach , S. E. , Vijaykumar , T. N. and Sohi , G. S. “Dynamic Speculation and Synchronization of Data Dependencies,” . 24th Annual International Symposium on Computer Architecture . Denver, Colorado, U.S.A.. pp. 181 – 193 .
   Google Scholar
• Sato , T. “Data Dependence Speculation Using Data Address Prediction and Its Enhancement with Instruction Reissue,” . Proceeding of the 24th Euromicro Conference . 1998 . Vol.1 , pp. 285 – 292 .
   Google Scholar
• Sazeides , Y. , Vassiiadis , S. and Smith , J. E. “The Performance Potential of Data Dependence Speculation & Collapsing,” . 29th Intl. Symposium on Microarchitecture . Paris, France. pp. 238 – 247 .
   Google Scholar
• Shanley , T. 1997 . Pentium Pro Processor System Architecture , New York, NY, , U.S.A. : Mind Share Inc. Addison‐Wesley .
   Google Scholar
• Tremblay , M. , Greenley , D. and Normoyle , K. 1995 . “The Design of The Microarchitecture of UltraSPARC‐1,” . Proceedings of the IEEE , 83 ( 12 ) : 1653 – 1663 .
   Google Scholar
• Wang , K. and Franklin , M. “Highly Accurate Data Value Prediction Using Hybrid Predictors.” . 30th International Symposium on Microarchitecture . pp. 281 – 290 .
   Google Scholar
• Correspondence addressee
   Google Scholar