FPGA implementations of low latency and high throughput 4×4 block texture coding processor for H.264/AVC

References

• Chen , T. C. , Chien , S.Y. , Huang , Y.W. , Tsai , C.H. , Chen , C.Y. , Chen , T.W. and Chen , L. G. 2006 . “Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder,” . IEEE Transactions on Circuit and Systems for Video Technology , 16 ( 6 ) : 673 – 688 .
   Web of Science ®Google Scholar
• Cheng , Z. Y. , Chen , C.H. , Liu , B.D. and Yang , J. F. “High Throughput 2‐D Transform Architectures for H.264 Advanced Video Coders,” . IEEE Asia‐Pacific Conference on Circuits and Systems . Vol. 2 , pp. 1141 – 1144 .
   Google Scholar
• Fan , C. P. 2006 . “Fast 2‐Dimensional 4×4 Forward Integer Transform Implementation for H.264/AVC,” . IEEE Transactions on Circuits and Systems II: Express Briefs , 53 ( Issue 3 ) : 174 – 177 .
   Google Scholar
• Fan , C. P. and Cheng , Y. L. “Unified and Fast 2‐dimensional 4×4 Transform Design for H.264/ AVC Texture Coding,” . International Symposium on Intelligent Signal Processing and Communication Systems . Vol. 13–16 , pp. 473 – 476 .
   Google Scholar
• Horn , R. A. and Johnson , C. R. 1991 . Topics in Matrix Analysis , 239 – 267 . Cambridge, , UK : Cambridge University Press .
   Google Scholar
• Kordasiewicz , R. C. and Shirani , S. “Hardware Implementation of the Optimized Transform and Quantization Blocks of H.264,” . Canadian Conference on Electrical and Computer Engineering . Vol. 2 , pp. 943 – 946 .
   Google Scholar
• Kordasiewicz , R. C. and Shirani , S. “ASIC and FPGA Implementations of H.264 DCT and Quantization Blocks,” . IEEE International Conference on Image Processing . Vol. 3 , pp. III – 1020–3 . No. 11
   Google Scholar
• Lin , H. Y. , Chao , Y.C. , Chen , C.H. , Liu , B.D. and Yang , J. F. “Combined 2‐D Transform and Quantization Architectures for H.264 Video Coders,” . IEEE International Symposium on Circuits and Systems . Vol. 2 , pp. 1802 – 1805 .
   Google Scholar
• Liu , L. Z. , Lin , Q. , Rong , M.T. and Li , J. “A 2‐D Forward/Inverse Integer Transform Processor of H.264 Based on Highly‐parallel Architecture,” . Proceedings of the 4th IEEE International Workshop on System‐on‐Chip for Real‐Rime Applications . pp. 158 – 161 .
   Google Scholar
• Madisetti , A. and Willson , A. N. Jr. 1995 . “A 100 MHz 2‐D 8x8 DCT/IDCT Processor for HDTV Applications,” . IEEE Transactions on Circuit and Systems for Video Technology , 5 ( 2 ) : 158 – 165 .
   Google Scholar
• Malvar , H. S. , Hallapuro , A. , Karczewicz , M. and Kerofsky , L. 2003 . “Low‐Complexity Transform and Quantization in H.264/AVC,” . IEEE Transactions on Circuits and Systems for Video Technology , 13 ( 7 ) : 598 – 603 .
   Web of Science ®Google Scholar
• Qian , T. , Sun , J. , Li , D. , Yang , X. and Wang , J. 2006 . “Transform Domain Transcoding from MPEG‐2 to H.264 with Interpolation Drift‐Error Compensation,” . IEEE Transactions on Circuits and Systems for Video Technology , 16 ( Issue 4 ) : 523 – 534 .
   Google Scholar
• Raja , G. , Khan , S. and Mirza , M. J. “VLSI Architecture and Implementation of H.264 Integer Transform,” . The 17th International Conference on Microelectronics . Vol. 13–15 , pp. 218 – 223 .
   Google Scholar
• Richardson , L. E. G. 2003 . H.264 andMPEG‐4 Video Compression‐ Video Coding for Next‐generation Multimedia , Aberdeen, , UK : John Wiley & Sons Ltd. .
   Google Scholar
• Richardson , I. E. G. 2003 . Video Codec Design, Developing Image and Video , Chichester, , USA : John Wiley .
   Google Scholar
• Wang , Y. , Zhou , Y. and Yang , H. 2004 . “Early Detection Method of All‐Zero Integer Transform Coefficients,” . IEEE Transactions on Consumer Electronics , 50 ( Issue 3 ) : 923 – 928 .
   Google Scholar
• Wiegand , T. and Sullivan , G. 1998 . Draft ITU‐T Recommendation and Final Draft International Standard of Joint Video Specification (ITU‐T rec. H.264 ISO/IEC 14496–10 AVC) in Joint Video Team (JVC) of ISO/IEC MPEG and ITU‐T VCEG
   Google Scholar
• Wien , M. 2003 . “Variable Block‐Size Transforms for H.264/AVC,” . IEEE Transactions on Circuits and Systems for Video Technology , 13 ( 7 ) : 604 – 613 .
   Google Scholar
• Zeng , Y. , Cheng , L. , Bi , G. and Kot , A. C. 2001 . “Integer DCTs and Fast Algorithms,” . IEEE Transactions on Signal Processing , 49 ( 11 ) : 2774 – 2782 .
   Google Scholar
• Corresponding author. (Tel: 886–4–22840688 ext. 710; Fax: 886–4–22851410; Email: [email protected])
   Google Scholar