Mismatch address indexing for test data compression

References

• Balakrishnan, K.J., 2007. Efficient scan-based BIST using multiple LFSRs and dictionary coding. Proceedings of the 20th international conference on VLSI design, Bangalore, India. 345–350
   Google Scholar
• Chandra , A and Chakrabarty , K . 2001 . System-on-a-chiptest data compression and decompressed architectures based on Golomb codes . IEEE transactions on computer-aided design , 20 ( 3 ) : 355 – 368 .
   Google Scholar
• Chandra , A and Chakrabarty , K . 2003a . A unified approach to reduce SoC test data volume, scan power and testing time . IEEE transactions on computer-aided design of integrated circuits and systems , 22 ( 3 ) : 352 – 363 .
   Web of Science ®Google Scholar
• Chandra , A and Chakrabarty , K . 2003b . Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes . IEEE transactions on computers , 52 ( 8 ) : 1076 – 1088 .
   Web of Science ®Google Scholar
• El-Maleh , AH . 2008 . Efficient test compression technique based on block merging . IET computers and digital techniques , 2 ( 5 ) : 327 – 335 .
   Web of Science ®Google Scholar
• El-Maleh, A.H. and Al-Abaji, R.H., 2002. Extended frequency-directed run length code with improved application to system-on-a-chip test data compression. Proceedings of the 9th IEEE international conference on electronics, circuits and systems, 2, 449–452
   Google Scholar
• Gonciari, P.T., Al-Hashimi, B., and Nicolici, N., 2002. Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression. Proceedings of the design, automation and test, Paris, France. 604–611
   Google Scholar
• Huffman , DA . 1952 . A method for the construction of minimum redundancy codes . Proceedings of the institute of radio engineers , 40 ( 9 ) : 1098 – 1101 .
   Google Scholar
• Jas , A . 2003 . An efficient test vector compression scheme using selective Huffman coding . IEEE transactions on computer-aided design , 22 ( 6 ) : 797 – 806 .
   Google Scholar
• Jas, A., Ghosh-Dastidar, J., and Touba, N.A., 1999. Scan vector compression/decompression using statistical coding. Proceedings of the IEEE VLSI test symposium, Dana point, CA. 114–120
   Google Scholar
• Kavousianos , X , Kalligeros , E and Nikolos , D . 2007 . Optimal selective Huffman coding for test-data compression . IEEE transactions on computers , 56 ( 8 ) : 1146 – 1152 .
   Web of Science ®Google Scholar
• Koenemann, B., et al., 2001. A SmartBIST variant with guaranteed encoding. Proceedings of the Asia test symposium, Kyoto, Japan. 325–330
   Google Scholar
• Li, L. and Chakrabarty, K., 2003. Test data compression using dictionaries with fixed-length indices. Proceedings of the 21st IEEE VLSI test symposium, Napa Valley, CA. 219–224
   Google Scholar
• Mitra, S. and Kim, K.S., 2003. XMAX: X-tolerant architecture for maximal test compression. Proceedings of the IEEE international conference on computer design, San Jose, CA. 326–330
   Google Scholar
• Mitra , S and Kim , KS . 2004 . X-compact: an efficient response compaction technique . IEEE transactions on computer-aided design , 23 ( 3 ) : 421 – 432 .
   Google Scholar
• Nakao , M . 2002 . Deterministic built-in test with neighborhood pattern generator . IEICE transactions on information and systems , E85-D ( 5 ) : 874 – 883 .
   Google Scholar
• Nourani , M and Tehranipour , M . 2005 . RL-Huffman encoding for test compression and power reduction in scan application . ACM transactions on design automation of electronic systems , 10 ( 1 ) : 91 – 115 .
   Web of Science ®Google Scholar
• Rajski , J . 2004 . Embedded deterministic test . IEEE transactions on computer-aided design , 23 ( 5 ) : 776 – 792 .
   Google Scholar
• Ruan, X., and Katti, R., 2006. An efficient data-independent technique for compressing test vectors in systems-on-a-chip. Proceedings of the emerging VLSI technologies and architectures, Washington, DC. 153–158
   Google Scholar
• Tehranipour , M , Nourani , M and Chakrabarty , K . 2005 . Nine-coded compression technique for testing embedded cores in SoCs . IEEE transactions on VLSI systems , 13 ( 6 ) : 719 – 731 .
   Google Scholar
• Touba , NA . 2006 . Survey of test vector compression techniques . IEEE design and test of computers , 23 ( 4 ) : 294 – 303 .
   Web of Science ®Google Scholar
• Tsai, K.H., et al., 1997. STARBIST: scan autocorrelated random pattern generation. Proceedings of the design automation conference, Anaheim, CA. 472–477
   Google Scholar