A cost- and energy-efficient embedded system design based on instruction execution frequencies

References

• Araujo, G., P. Centoducatte, M. Cortes, and R. Pannain. 1998. “Code Compression Based on Operand Factorization.” In Proceedings of 31st Annual ACM/IEEE International Symposium on Microarchitecture, Dallas, TX, 30 November–2 December 1998: 194–201. New York: IEEE.
   Google Scholar
• Bala, V., E. Duesterwald, and S. Banerjia. 2000. “Dynamo: A Transparent Runtime Optimization System.” In Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation, Vancouver, June 2000: 1–12. New York: ACM.
   Google Scholar
• Bazzaz, M., M. Salehi, and A. Ejlali. 2013. “An Accurate Instruction-level Energy Estimation Model and Tool for Embedded Systems.” IEEE Transactions on Instrumentation and Measurement 62 (7): 1927–1934. doi: 10.1109/TIM.2013.2248288.
   Web of Science ®Google Scholar
• Benes, M., S. M. Nowick, and A. Wolfe. 1998. “A Fast Asynchronous Huffman Decoder for Compressed-code Embedded Processors.” In Proceedings of Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, San Diego, CA, 30 March–2 April 1998: 43–56. New York: IEEE.
   Google Scholar
• Benini, L., A. Macii, E. Macii, and M. Poncino. 1999. “Selective Instruction Compression for Memory Energy Reduction in Embedded Systems”. In Proceedings of 1999 International Symposium on Low Power Electronics and Design, San Diego, CA, 17 August 1999: 206–211. New York: IEEE.
   Google Scholar
• Benini, L., A. Macii, E. Macii, and M. Poncino. 2002. “Minimizing Memory Access Energy in Embedded Systems by Selective Instruction Compression.” IEEE Transactions on Very Large Scale Integration Systems 10 (5): 521–531. doi: 10.1109/TVLSI.2002.801615.
   Web of Science ®Google Scholar
• Chen, C.-W., C.-H. Chang, and C.-J. Ku. 2005. “A Low Power-consuming Embedded System Design by Reducing Memory Access Frequencies.” IEICE Transactions on Information and Systems E88-D (12): 2748–2756. doi: 10.1093/ietisy/e88-d.12.2748.
   Google Scholar
• Debray, S., and W. Evans. 2002. “Profile-guided Code Compression.” In Proceedings of the ACM SIGPLAN 2002 Conference on Programming Language Design and Implementation, Berlin, 17–19 June 2002: 95–105. New York: ACM.
   Google Scholar
• Ernst, J., W. Evans, C. W. Fraser, T. A. Proebsting, and S. Lucco. 1997. “Code Compression.” In Proceedings of the ACM SIGPLAN’97 Conference on Programming Language Design and Implementation, Las Vegas, NV, 15–18 June 1997: 358–365. New York: ACM.
   Google Scholar
• Hennessy, J. L., and D. A. Patterson. 2011. Computer Architecture 5th Ed: A Quantitative Approach. San Francisco, CA: Morgan Kaufmann.
   Google Scholar
• IBM. 1998. CodePack: PowerPC Code Compression Utility User’s Manual Version 3.0. IBM Technical Report. Austin, TX: IBM.
   Google Scholar
• Kissell, K. D. 1997. MIPS16: High-density MIPS for the Embedded Market. Technical Report. Toulouse: Silicon Graphics MIPS Group.
   Google Scholar
• Kozuch, M., and A. Wolfe. 1994. “Compression of Embedded System Programs”. In Proceeding of IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, 10–12 October 1994: 270–277. New York: IEEE.
   Google Scholar
• Lee, C., M. Potkonjak, and W. H. Mangione-Smith. 1997. “MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems.” In Proceedings of Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, Research Triangle Park, NC, 1–3 December 1997: 330–335. New York: IEEE.
   Google Scholar
• Lefurgy, C., P. Bird, I.-C. Chen, and T. Mudge. 1997. “Improving Code Density Using Compression Technique.” In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, Research Triangle Park, NC, 1–3 December 1997: 194–203. New York: IEEE.
   Google Scholar
• Lekatsas, H., J. Henkel, and V. Jakkula. 2002. “Design of a One-cycle Decompression Hardware for Performance Increase in Embedded Systems.” In Proceedings of 39th Design Automation Conference, Princeton, NJ: 34–39. New York: IEEE.
   Google Scholar
• Liao, S. Y., S. Devadas, and K. Keutzer. 1995. “Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques.” In Proceedings of Sixteenth Conference on Advanced Research in VLSI, Chapel Hill, NC, 27–29 March 1995: 272–285. New York: IEEE.
   Google Scholar
• Lin, K., J. J.-J. Shann, and C.-P. Chung. 2002. “Code Compression by Register Operand Dependency.” In Proceedings of Sixth Annual Workshop on Interaction between Compilers and Computer Architectures, Cambridge, MA: 91–101. New York: IEEE.
   Google Scholar
• Nam, S.-J., I.-C. Park, and C.-M. Kyung. 1999. “Improving Dictionary-based Code Compression in VLIW Architecture.” IEICE Transactions Fundamentals, Communications and Computer Sciences E82-A (11): 2318–2324.
   Google Scholar
• Netto, E., R. Azevedo, P. Centoducatte, and G. Araujo. 2003. “Mixed Static/Dynamic Profiling Dictionary Based Code Compression.” In Proceedings of International Symposium on System-on-chip, CEFET-RN, 19–21 November 2003: 159–163. New York: IEEE.
   Google Scholar
• Netto, E. W., R. Azevedo, P. Centoducatte, and G. Araujo. 2004. “Multi-profile Based Code Compression.” In Proceedings of the 41st Design Automation Conference, San Diego, CA, 7–11 July 2004: 244–249. New York: IEEE.
   Google Scholar
• Thoziyoor, S., N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. 2008. CACTI 5 Technical Report. HP: HPL-2008-20: 1-74. Palo Alto, CA: HP Laboratories.
   Google Scholar
• Wolfe, A., and A. Chanin. 1992. “Executing Compressed Programs on an Embedded RISC Architecture.” In Proceedings of the 25th Annual International Symposium on Microarchitecture, Los Alamitos, CA, 1–4 December 1992: 81–91. New York: IEEE.
   Google Scholar
• Xie, Y., W. Wolf, and H. Lekatsas. 2003. “Profile-driven Selective Code Compression.” In Proceedings of the Conference on Design, Automation and Test in Europe, Washington, DC, 2003: 462–467. New York: IEEE.
   Google Scholar
• Yoshida, Y., B.-Y. Song, H. Okuhata, T. Onoye, and I. Shirakawa. 1997. “An Object Code Compression Approach to Embedded Processors”. In Proceedings of 1997 International Symposium on Low Power Electronics and Design, Monterey, CA, 18–20 August 1997: 265–268. New York: IEEE.
   Google Scholar