REFERENCES
- K.C. Saraswat & F. Mohammad), Effects of scaling of interconnections on the time delay of VLSI circuits, IEEE J solid state circuits, vol SC-17, p 275, Apr 1982.
- J.M. Shaw & J.A. Amick, Vapor deposited tungsten as a metallisation and interconnections material for silicon devices, RCA review, p 306, June 1970.
- T. Ito, T. Nakamura & H. Ishikawa, Advantages of thermal nitride and nitroxide gate films in VLSI processes, IEEE J solid-state circuits, vol SC-17, p 128, Apr 1982.
- D.N. Singh & M.J. Zarabi, Photolithographic methods for VLSI, Jour IETE, vol 29, pp 525–533, Nov 1983.
- D. Kahng (Ed.), Silicon Integrated Circuits, Academic Press 1981.
- T.G. D'Neill, Dry etching systems for planar processing, Semiconductor International, p 67, April 1981.
- D.W. Hess, Plasma etching of Aluminium, Solid-State Technology, p 189, April 1981.
- D.A. Anteniadis & R.W. Dutton, Models for computer simulation of complete IC fabrication process, IEEE Trans, vol ED-26, p 686, 1979.
- V.L. Rideout, Trends in silicon processing, unpublished.