REFERENCES
- Brown R B, Lomax R J, Carichner G & Drake A J, A microprocessor design project in an introductory VLSI course, IEEE Transactions on Education, vol 43, no 3, pp 333–61, Aug 2000.
- Markvic P & Mujkovic V, An ASIC design strategy adopted for SMEs and small volume productions, Electron Technology, vol 32, no 3, pp 261–265, 1999.
- Lapaugh A S, Layout algorithms for VLSI design, ACM Computing Surveys, vol 28, no 1, pp 59–61, March 1996.
- Sastry, Raghu (Univ of South Florida, Tampa, FL, (USA); Ranganathan, N Bunke & Horst, VLSI architecture for polygon recognition, IEEE Trans Very Large Scale Integr VLSI Syst, vol 1, no 4, pp 398–407, Dec 1993.
- Matsunaga, Yusuke (Fujitsu Ltd, Tokyo, Jpn); Fujita,Masahiro, A fast test pattern generation for large scale circuits, Fujitsu Sci Tech J, vol 29, no 3, pp 305–311, Fall 1993, Publ by Fujitsu Ltd, Kawasaki, Jan, 1993.