2
Views
0
CrossRef citations to date
0
Altmetric
Original Articles

LPCVD Polysilicon SOI MOSFET Technology for 3-D Integration

Pages 139-149 | Published online: 02 Jun 2015

REFERENCES

  • S D S Malhi, H Shichijo, S K Banerjee, R Sundaresan, M Elahy, G P Pollack, W F Richardson, A H Shah, L R Hite, R H Womack, P K Chatterjee & H Wailam, Characteristics and three-dimensional integration of MOSFETs in small-grain LPCVD polycrystalline Silicon, IEEE Trans Electron Devices, vol ED-32, pp 258–281, Feb 1985.
  • William G Hawkins, Polycrystalline silicon device technology for large-area electronics, IEEE Trans Electron Devices, vol ED-33, pp 477–481, April 1986.
  • S K Madan & D A Antoniadis, Leakage current mechanisms in hydrogen-passivated fine-grin polycrystalline silicon on insulator MOSFETs, IEEE Trans Electron Devices, vol ED-33, pp 1518–1528, Oct 1986.
  • Feng Quian, D M Kim & G H Kawamoto, Inversion accumulation-mode polysilicon thin-film transistors: Characterization and unified modeling, IEEE Trans Electron Devices, vol ED-35, pp 1501–1509, Sept 1988.
  • T I Kamins, Hall mobility in chemically deposited polycrystalline silicon, J Appl Phys, vol 42, pp 4357–4365, Nov 1971.
  • J Y W Seto, The electrical properties of polycrystalline silicon films, J Appl Phys, vol 46, pp 5247–5254, Dec 1975.
  • D J Di Maria & D R Kerr, Interface effects and high conductivity in oxides grown from polycrystalline silicon, Appl Phys Lett, vol 27, pp 505–507, 1975.
  • R M Anderson & D R Kerr, Evidence of surface asperity mechanism of conductivity in oxide grown on polycrystalline silicon, J Appl Phys, vol 48, pp 4834–4836, 1977.
  • K C Saraswat & H Singh, Thermal oxidation of heavily phosphorus-doped thin films of polycrystalline silicon, J Electrochem Soc, vol 129, pp 2321–2326, Oct 1982.
  • L Faraone, R D Vibronek & J T McGinn, Characterization of thermally oxidized n+polycrystalline silicon, IEEE Trans Electron Devices, vol ED-32, pp 577–583, March 1985.
  • E Avni, O Abramson, Y Sonnenblick & J Shappir, Charge trapping in oxide grown on polycrystalline silicon layers, J Electrochem Soc, vol 135, pp 182–186, Jan 1988.
  • J P Colinge, H Morel & J P Chante, Field effect in large grain polycrystalline silicon, IEEE Trans Electron Devices, vol ED-30, pp 197–201, March 1983.
  • T I Kamins, Field-effects in polycrystalline-silicon films, Solid State Electronics, vol 15, pp 789–799, 1972.
  • C H Seager & D S Ginley, Studies on the hydrogen passivation of silicon grain boundaries, J Appl Phys, vol 52, pp 1050–1055, Feb 1981.
  • Kenji Nakazawa, H Arai & S Kohda, Mechanism of a hydrogenating polycrystalline silicon in hydrogen plasma annealing, Appl Phys Lett, vol 51, pp 1623–1625, Nov 1987.
  • S D S Malhi, R R Shak, H Shichijo, R F Pinizzotto, C E Chen, P K Chatterjee & H W Lam, Effects of grain boundary passivation on the characteristics of p-channel MOSFETs in LPCVD polysilicon, Electronics Letters, vol 19, pp 993–994, Nov 1983.
  • T I Kamins & Marcoux, Hydrogenation of transistors fabricated in polycrystalline silicon films, IEEE Electron Device Letters, vol EDL-1, pp 159–161, Aug 1980.
  • G P Pollack, W F Richardson, SDS Malhi, T Bonifield, H Shichijo, S Banerjee, M Elahy, A H Shah, R Womack & P K Chatterjee, Hydrogen passivation of polysilicon MOSFETs from a plasma nitride source, IEEE Electron Device Letters, vol EDL-5, pp 468–470, Nov 1984.
  • H J Singh, K C Saraswat, J D Shott, J P Mc Vittie & J D Meindl, Hydrogenation by ion implantation for sealed SOI/PMOS transistors, IEEE Electron Device Letters, vol EDL-6, pp 139–141, March 1985.
  • S Setsune, M Miyauchi & T Hirao, Hydrogenation for polysilicon MOSFETs by ion shower doping technique, IEEE Electron Device Letters, vol EDL-7, pp 618–620, Nov 1986.
  • J F Gibbons & K F Lee, One-gate-wide CMOS inverter on laser-recrystallized polysilicon, IEEE Electron Device Letters, vol EDL-1, pp 117–118, June 1980.
  • S D S Malhi, P K Chatterjee, J E Leiss, D E Carter, R F Pinizzotto & D J Coleman, Edge-defined self alignment of submicro- meter overlaid devices, IEEE Electron Device Letters, vol EDL-5, pp 428–429, Oct 1984.
  • T I Kamins, A CMOS structure using beam-recrystallized polysilicon, IEEE Electron Device Letters, vol EDL-3, pp 341–343, Nov 1982.
  • S Kawamura, N Sasaki, T Iwai, M Nakano & M Takagi, Three dimensional CMOSIC's fabricated by using beam recrystallization, IEEE Electron Device Letters, vol EDL-4, pp 366–368, Oct 1983.
  • R D Jolly, T I Kamins & R H Mc Charles, A dynamic RAM cell in recrystallized polysilicon, IEEE Electron Device Letters, vol EDL-4, pp 8–11, Jan 1983.
  • D J McGreivy, On the origin of leakage currents in silicon-on-sapphire MOS transistors, IEEE Trans Electron Devices, vol ED-24, pp 730–738, June 1977.
  • D Herbst, M A Bosch & S K Tewksbury, Island-edge effects of transistors fabricated in large-area Laser micro-zone crystallized Si on insulator, IEEE Electron Device Letters, vol EDL-4, pp 280–282, Aug 1983.
  • J P Colinze, Thin Film SOI Devices: A perspective, Micero-electronic Engineering, vol 8, pp 127–147, 1988.
  • M M Mandurah, K C Saraswat C R Helms & T I Kamins, Dopant segregation in polycrystalline silicon, J Appl Phys, vol 51, pp 5755–5760, 1980.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.